MICROCHIP DDR Read IP User Guide
- June 16, 2024
- MICROCHIP
Table of Contents
MICROCHIP DDR Read IP
Specifications
- Product Name: DDR Read IP v2.0
- Compatible with Video Arbiter IP
- Used for reading a burst of continuous data from DDR memory
- Typically used in video applications to read each horizontal line of the video frame stored in DDR memory
The DDR Read IP also has input and output ports in Arbiter
Interface bus and AXI4 Stream Interface, are listed in the user manual.
FAQ
- What is the purpose of DDR Read IP?
- What is the required compatibility for DDR Read IP?
- In which applications are DDR Read IP typically used?
Introduction
DDR Read IP reads a burst of continuous data from the DDR memory. The DDR Read IP must be used with the Video Arbiter IP that converts the read requests to AXI4 transactions. The DDR Read IP is typically used in video applications to read each horizontal line of the video frame stored in DDR memory.
Figure 1. SmartDesign Arbiter Interface
Key Features
- Typically used to Read Video Frame Lines
- Supports Output Video Pixel Width of 8, 16, and 32 bits
- Supports Video Arbiter Interface of 128, 256, and 512 bits
- Supports AXI4 Stream Interface
Hardware Implementation
The IP generates the control signals to the Video arbiter IP based on the user inputs of the horizontal resolution frame start address. The rising edge of read_en_i initiates a read transaction. The data from the video umpire is stored in a CDC FIFO that converts the data from the DDR clock domain to the pixel clock domain. The data is read from FIFO at the falling edge of read_en_i and unpacked to generate pixel data. The read_en_i should be high for sufficient duration to complete the DDR read transaction and the recommended duration is for several clocks equal to horizontal resolution. The first line is read from the address defined by frame_start_addr_i, and after each read transaction, the address is incremented by line_gap_i. The read address is reset to the frame_start_addr_i at every frame_end_i signal. The output data is high for a horizontal resolution number of clocks.
Design Description
- The following figure shows the top-level pin-out diagram of DDR Read.
Input and Output Ports
The following table lists the input and output ports of the DDR Read IP in the
Native Interface.
Table 1-1. Input and Output Ports of the DDR Read in Native Interface.
| Port Name | Type | Width | Description |
|---|---|---|---|
| reset_i | Input | — | Active Low asynchronous reset signal to design |
| pixel_clk_i | Input | — | Pixel clock |
| ddr_clk_i | Input | — | DDR clock from the memory controller |
| frame_end_i | Input | — | End of frame signal |
| read_en_i | Input | — | Read enable signal for reading |
| line_gap_i | Input | 16 bits | Line gap between two lines |
| horz_resl_i | Input | 16 bits | Horizontal resolution |
Port Name| Type| Width| Description
h_pan_i| Input| 12 bits| Horizontal offset for each video line for horizontal
panning
v_pan_i| Input| 12 bits| Vertical offset from frame start address for vertical
panning
read_ackn_i| Input| —| Acknowledgment for read request from video arbiter
read_done_i| Input| —| Read completion input from the video arbiter
ddr_data_valid_i| Input| —| Read data valid from Arbiter
frame_start_addr| Input| 8 bits| Video frame start address
wdata_i| Input| Input Data Width| Read data from Arbiter
read_req_o| Output| —| Read the request to the arbiter
read_start_addr_o| Output| 32 bits| DDR address from where read has to be
started
burst_size_o| Output| 8 bits| Read burst size
data_valid_o| Output| —| Data Valid
data_o| Output| Output Data Width| Data for Video Pipelining
The following table lists the input and output ports of the DDR Read IP in the
Arbiter Interface bus.
Table 1-2. Input and Output Ports of the DDR Read in Arbiter Interface Bus.
| Port Name | Type | Width | Description |
|---|---|---|---|
| RDATA_I | Input | Input Data Width | Read data from Arbiter |
| RVALID_I | Input | — | Read data valid from Arbiter |
| ARREADY_I | Input | — | Arbiter acknowledgment from read request |
| BUSER_I | Input | — | Read completion |
| ARADDR_O | Output | 32 bits | DDR address from where read has to be started |
| ARVALID_O | Output | — | Read the request to the arbiter |
| ARSIZE_O | Output | 8 bits | Read burst size |
The following table lists the input and output ports of the DDR Read IP in the
AXI4 Stream Interface.
Table 1-3. Input and Output Ports of the DDR Read in AXI4 Stream Interface.
| Port Name | Type | Width | Description |
|---|---|---|---|
| CLOCK_I | Input | — | Pixel clock |
| RESET_n_I | Input | — | Active Low asynchronous reset signal to design |
| TDATA_O | Output | Output Data Width | Output Video Data |
| TSTRB_O | Output | [Output Data Width/8 – 1 : 0] | Output Video Data strobe |
| TKEEP_O | Output | [Output Data Width/8 – 1 : 0] | Output Video Data Keep |
| TVALID_O | Output | — | Output Video data valid |
| TUSER_O | Output | 4 bits | Output user data 0bit= VSYNC |
3bit =Frame end
| Port Name | Type | Width | Description |
|---|---|---|---|
| TLAST_O | Output | — | Output Video End of Frame |
Configuration Parameters
The following table lists the configuration parameters used in the DDR Read IP
hardware implementation. These are generic parameters and can be varied based
on the application requirements.
Table 1-4. Configuration Parameters
| Parameter Name | Description |
|---|---|
| Horizontal Resolution | Defines horizontal resolution |
| Input Data Width | Defines the input data width (128, 256, and 512 bits) |
| Output Data Width | Defines the output data width (8, 16, 24, 32, and 64 bits) |
| Arbiter Interface | Options to select the Arbiter Interface from the drop-down |
menu as Native or Bus Interface
Data Interface| Options to select the Data Interface from the drop-down menu
as Native and AXI4 Stream Interface
Resource Utilization
The following table lists the resource utilization for DDR Read IP in the
Native Interface with the input data width = 256 and output data width = 8.
DDR Read block is implemented on the PolarFire FPGA device, MPF300TS_ES-
1FCG1152E package.
Table 1-5. DDR Read IP in Native Interface
| Resource | Usage |
|---|---|
| DFFs | 502 |
| 4 input LUTs | 513 |
| MACC | 0 |
| LSRAM 18K | 14 |
| SRAM | 0 |
The following table lists the resource utilization for DDR Read IP in the Bus
Interface and AXI4 stream with input data width = 256 and output data width =
8.
Table 1-6. DDR Read IP in Bus Interface and AXI4 Stream
| Resource | Usage |
|---|---|
| DFFs | 512 |
| 4 input LUTs | 514 |
| MACC | 0 |
| LSRAM 18K | 14 |
| SRAM | 0 |
Revision History
The revision history describes the changes that were implemented in the
document. The changes are listed by revision, starting with the most current
publication.
| Revision | Date | Description |
|---|---|---|
| 1.0 | 03/2022 | Initial Revision. |
Microchip FPGA Support
Microchip FPGA products group backs its products with various support
services, including Customer Service, Customer Technical Support Center, a
website, and worldwide sales offices. Customers are suggested to visit
Microchip online resources before contacting support as it is very likely that
their queries have been already answered.
Contact the Technical Support Center through the website at
www.microchip.com/support. Mention the
FPGA Device Part number, select the appropriate case category, and upload
design files while creating a technical support case. Contact Customer Service
for non-technical product support, such as product pricing, product upgrades,
update information, order status, and authorization.
- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044
The Microchip Website
Microchip provides online support via our website at
www.microchip.com/. This website is used to make
files and information easily available to customers. Some of the content
available includes:
- Product Support – Datasheets and errata, application notes and sample programs, design resources, user guides and hardware support documents, latest software releases, and archived software.
- General Technical Support – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing.
- Business of Microchip – Product selector and ordering guides, latest Microchip press releases, the listing of seminars and events, listings of Microchip sales offices, distributors, and factory representatives.
Product Change Notification Service
Microchip’s product change notification service helps keep customers current
on Microchip products. Subscribers will receive email notifications whenever
there are changes, updates, revisions, or errata related to a specified
product family or development tool of interest.
To register, go to www.microchip.com/pcn and
follow the registration instructions.
Customer Support
Users of Microchip products can receive assistance through several channels:
- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support
Customers should contact their distributor, representative, or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document. Technical support is available through the website at: www.microchip.com/support.
Microchip Devices Code Protection Feature
Note the following details of the code protection feature on Microchip
products:
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
Legal Notice
This publication and the information herein may be used only with Microchip
products, including to design, test, and integrate Microchip products with
your application. Use of this information in any other manner violates these
terms. Information regarding device applications is provided only for your
convenience and may be superseded by updates. It is your responsibility to
ensure that your application meets your specifications. Contact your local
Microchip sales office for additional support or, obtain additional support at
www.microchip.com/en-us/support/design-help/client-support-
services.
THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO
REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN
OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT
LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION,
QUALITY, OR PERFORMANCE. IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY
INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST,
OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE,
HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE
DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S
TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE
WILL NOT EXCEED THE NUMBER OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO
MICROCHIP FOR THE INFORMATION.
Use of Microchip devices in life support and/or safety applications is
entirely at the buyer’s risk, and the buyer agrees to defend, indemnify, and
hold harmless Microchip from all damages, claims, suits, or expenses resulting
from such use. No licenses are conveyed, implicitly or otherwise, under any
Microchip intellectual property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR
logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR,
HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch,
MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB,
OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer,
QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom,
SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are
registered trademarks of Microchip Technology Incorporated in the U.S.A. and
other countries. AgileSwitch, APT, ClockWorks, The Embedded Control Solutions
Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load,
IntelliMOS, Libero, motor bench, mTouch, Powermite 3, Precision Edge, ProASIC,
ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux,
TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are
registered trademarks of Microchip Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor,
AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard,
CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController,
dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S,
EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP,
INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker,
Knob-on-Display, maxCrypto, maxView, membrane, Mindi, MiWi, MPASM, MPF, MPLAB
Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe,
Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart,
PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAMICE, Serial
Quad I/O, simple map, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad,
SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance,
TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY,
- ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
- SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
- The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.
- GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
- All other trademarks mentioned herein are the property of their respective companies.
- © 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved. ISBN: 978-1-6683-0015-2
Quality Management System
For information regarding Microchip’s Quality Management Systems, please visit
www.microchip.com/quality.
CONTACT
| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|---|
Corporate Office
2355 West Chandler Blvd. Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: www.microchip.com/support Web Address: www.microchip.com Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Austin, TX
Tel: 512-257-3370
Boston Westborough, MA Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075
Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Novi, MI
Tel: 248-848-4000
Houston, TX
Tel: 281-894-5983
Indianapolis Noblesville, IN Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380
Los Angeles Mission Viejo, CA Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800
Raleigh, NC
Tel: 919-844-7510
New York, NY
Tel: 631-435-6000
San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270
Canada – Toronto
Tel: 905-695-1980
Fax: 905-695-2078
| Australia – Sydney
Tel: 61-2-9868-6733
China – Beijing
Tel: 86-10-8569-7000
China – Chengdu
Tel: 86-28-8665-5511
China – Chongqing
Tel: 86-23-8980-9588
China – Dongguan
Tel: 86-769-8702-9880
China – Guangzhou
Tel: 86-20-8755-8029
China – Hangzhou
Tel: 86-571-8792-8115
China – Hong Kong SAR
Tel: 852-2943-5100
China – Nanjing
Tel: 86-25-8473-2460
China – Qingdao
Tel: 86-532-8502-7355
China – Shanghai
Tel: 86-21-3326-8000
China – Shenyang
Tel: 86-24-2334-2829
China – Shenzhen
Tel: 86-755-8864-2200
China – Suzhou
Tel: 86-186-6233-1526
China – Wuhan
Tel: 86-27-5980-5300
China – Xian
Tel: 86-29-8833-7252
China – Xiamen
Tel: 86-592-2388138
China – Zhuhai
Tel: 86-756-3210040
| India – Bangalore
Tel: 91-80-3090-4444
India – New Delhi
Tel: 91-11-4160-8631
India – Pune
Tel: 91-20-4121-0141
Japan – Osaka
Tel: 81-6-6152-7160
Japan – Tokyo
Tel: 81-3-6880- 3770
Korea – Daegu
Tel: 82-53-744-4301
Korea – Seoul
Tel: 82-2-554-7200
Malaysia – Kuala Lumpur
Tel: 60-3-7651-7906
Malaysia – Penang
Tel: 60-4-227-8870
Philippines – Manila
Tel: 63-2-634-9065
Singapore
Tel: 65-6334-8870
Taiwan – Hsin Chu
Tel: 886-3-577-8366
Taiwan – Kaohsiung
Tel: 886-7-213-7830
Taiwan – Taipei
Tel: 886-2-2508-8600
Thailand – Bangkok
Tel: 66-2-694-1351
Vietnam – Ho Chi Minh
Tel: 84-28-5448-2100
| Austria – Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark – Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829
Finland – Espoo
Tel: 358-9-4520-820
France – Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany – Garching
Tel: 49-8931-9700
Germany – Haan
Tel: 49-2129-3766400
Germany – Heilbronn
Tel: 49-7131-72400
Germany – Karlsruhe
Tel: 49-721-625370
Germany – Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Germany – Rosenheim
Tel: 49-8031-354-560
Israel – Ra’anana
Tel: 972-9-744-7705
Italy – Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Italy – Padova
Tel: 39-049-7625286
Netherlands – Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Norway – Trondheim
Tel: 47-72884388
Poland – Warsaw
Tel: 48-22-3325737
Romania – Bucharest
Tel: 40-21-407-87-50
Spain – Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
Sweden – Gothenburg
Tel: 46-31-704-60-40
Sweden – Stockholm
Tel: 46-8-5090-4654
UK – Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820
References
- {波多野42部无码喷潮在线,18禁美女裸身无遮挡免费网站,国产成人精品一区二三区在线观看,久久精品国产亚洲AⅤ无码}
- Empowering Innovation | Microchip Technology
- Microchip Lightning Support