TOPWAY LMT035KDH03-NHN LCD Module User Manual

SHENZHEN TOPWAT TECHNOLOGY CO., LTD.
LMT035KDH03-NHN
LCD Module User Manual

LMT035KDH03-NHN LCD Module

Prepared by:
Wangxikuan
Date: 2022-02-15| Checked by:
Date:| Approved by:
Date:
---|---|---
Rev.| Descriptions| Release Date
---|---|---
0.1| New release| 7/22/2015
0.2| Add Terminal description and timing of SPI mode| 8/5/2015
0.3| Update Section 2.1| 3/19/2018
0.4| Update Terminal Functions| 2/15/2022

General Specification

Screen Size(Diagonal): 3.5 inch
Resolution: 320(RGB) x 240
Interface: 8bit MCU Interface
Color Depth: 16.7M color (24bit)
Dot Pitch: 0.219 x 0.219 (mm)
Pixel Configuration: RGB Stripe
Display Mode: Transmissive / Positive
Surface Treatment: Anti-Glare Treatment
Viewing Direction: 12 o’clock
Outline Dimension: 92.7 x 72.0 x 9.75 (mm)
Active Area: 70.08 x 52.56 (mm)
Weight : Approx 54g
Backlight: LED, White
Operating Temperature: -20 ~ +70°C
Storage Temperature: -30 ~ +80°C

Note: Backlight color may slightly change over temperature and driving voltage.

Block Diagram

2.1 Terminal Functions
Terminal (K1)

Pin No.| Pin Name| I/O| 8bit MCU Mode (Default) Description| SPI Mode Description
---|---|---|---|---
1| VSS| Power Input| Power Supply GND (0V)
2
3| VDD| Power Input| Positive Power Supply
4

5

|

A0

|

Input

| Access Mode
A0=High: Accessing Data A0=Low: Accessing Address|

Keep open

6| /CS| Input| Chip Select
/CS=Low: Data IO is enabled

7

|

/RES

|

Input

| Reset
/RES=Low: Reset
/RES=High: Normal operation
8| D0(SI)| Bi-directional I/O| 8-bit Bi-directional data bus| Serial input
9| D1(SO)| Serial output
:| :| Keep open
14| D6| Keep open
15| D7| Keep open
16| TE| Output| TE Signal
17| /RD| Input| Read Enable, active Low| Keep open
18| /WR(SCK)| Input| Write Enable, active Low| Serial clock
19| BL_ADJ| Input| Backlight Driver enable signal, active High, PWM(*1) can be possible
20| SPI_EN| Input| Keep open| SPI Enable, active high
21| NC| –| No connect
22
23
24

Interface setting:

Note:
*1. The PWM frequency is between 200Hz and 500Hz.

Absolute Maximum Ratings

Caution:
Any Stresses exceeding the Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

4.1 DC Characteristics

VSS=0V, VDD =3.3V, TOP =25℃

Items| Symbol| MIN.| TYP.| MAX.| Unit| Applicable Pin
---|---|---|---|---|---|---
Operating Voltage| VDD| 2.8| 3.3| 3.6| V| VDD
Input High Voltage| VIH| –| –| VDD| V| Input pins, Bi-direction pins
Input Low Voltage| VIL| VSS| –| –| V| Input pins, Bi-direction pins
Output High Voltage| VOH| 2.6| –| –| V| Bi-direction pins (1)
Output Low Voltage| VOL| –| –| 0.6| V| Bi-direction pins (2)
Operating Current| IDD| –| 145| 200| mA| On Backlight Power on status

4.2 AC Characteristics
4.2.1 8080 Mode Timing

Note: Tmclk = period of internal MCLK clock signal.

Indirect 8-bit Function Select:

4.2.2 SPI Mode Timing

SPI Function Select:

Write Procedure:
SPI 8bit Write Sequence:

SPI 16bit Write Sequence:

Read Procedure:
SPI 8bit Read Sequence:

SPI 16bit Read Sequence:

4.2.3 Reset Timing

Optical Characteristics

Item| Symbol| Condition| Min.| Typ.| Max.| Unit| Note
---|---|---|---|---|---|---|---
Brightness| Bp| 0=0°
0=0°| –| 250| –| Cd/m2| 1
Uniformity|  Δ Bp| 80%| –| –| | 1,2
Viewing
Angle| Ø 1
(Ø =90° or270°)| Cr≥10| -25~+60| Deg| 3
| -45~+45
Contrast
Ratio| Cr| 0=0°
(I)=-0°| –| 300| –| –| 4
Response
Time| Tr| –| 25| 40| ms| 5
Tr| –| 25| 40| ms
Color of
CIE
Coordinate| w| x| Φ =°
Φ=0°| –| 0.29| –| –| 1,6
y| –| 0.31| –| –
R| x| –| 0.60| –| –
y| –| 0.37| –| –
G| x| –| 0.34| –| –
Y| –| 0.57| –| –
B| x| –| 0.15| –| –
Y| –| 0.09| –| –
NTSC
Ratio| S| 50| –| | cyo

Note: The parameter may slightly change over temperature, driving voltage and materials.

Note 1:
The data are measured after LEDs are turned on for 5 minutes. LCM displays full white. The brightness is the average value of 9 measured spots. Measurement equipment PR-705 (Φ8mm)
Measuring condition:
– Measuring surroundings: Dark room
– Measuring temperature: Ta=25℃.
– Adjust operating voltage to get optimum contrast at the center of the display.
Measured value at the center point of LCD panel after more than 5 minutes while backlight turning on.

Note 2: reference Figure5
The luminance uniformity is calculated by using following formula.
△Bp = Bp (Min.) / Bp (Max.)×100 (%)
Bp (Max.) = Maximum brightness in 9 measured spots
Bp (Min.) = Minimum brightness in 9 measured spots.

Note 3: reference Figure6
The definition of viewing angle:
Refer to the graph below marked by θ and Ф
Note 4:
The definition of contrast ratio (Test LCM using PR-705):

Contrast Ratio(CR)=
Luminance When LCD is at “White” state

Luminance When LCD is at “Black” state

(Contrast Ratio is measured in optimum common electrodevoltage)

Note 5: reference Figure7
Definition of Response time. (Test LCD using DMS501):
The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively.
The response time is defined as the time interval between the 10% and 90% of amplitudes.Refer to figure as below.

Function Specifications

6.1 Command Summary

Command| Para- meter| HEX| A0| /CS| /WR| D7| D6| D5| D4| D3| D2| D1| D0| Descriptions
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---
Power Save| P1| 60804| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Power Save Configuration Register
P2| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| Power Save| Bit[1:0] = 00 , PSM0 mode
Bit[1:0] = 01 , PSM1 mode Bit[1:0] = 1x , NMM mode
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
Software Reset| P1| 60806| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Software Reset Register(Write Only)
P2| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a| Bit[8] = 0 , no effect in hardware
Bit[8] = 1 , all registers are reset to default values
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| Softw are Reset
PLL Setting 0| P1| 60810| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PLL Setting Register 0

P2

| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| PLL
Bypass| PLL
Enable| Bit[0] = 0 , the PLL is disabled Bit[0] = 1 , the PLL enabled Bit[1] = 0 , PLL is selected Bit[1] = 1 , CLKI is selected
Bit[15] = 0 , the PLL output is not stable
Bit[15] = 1 , the PLL output is stable
D[15:8]| 1| 0| 0| PLL
Lock (RO)| n/a| n/a| n/a| n/a| n/a| n/a| n/a
PLL Setting 1| P1| 60812| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PLL Setting Register 1
P2| D[7:0]| 1| 0| 0| M-Divider| Bit[9:0] 000h,001h … … 019h,020h :  1:1 ,2:1 … … 33:1(M-Divide Ratio).
021h to 13Fh: Reserved, PFDCLK = CLKI ÷ (M-Divider + 1) Bit[13:10] , must be set to 0000
D[15:8]| 1| 0| 0| n/a| n/a| N-Counter| M-Divider
PLL Setting 2| P1| 60814| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PLL Setting Register 2
P2| D[7:0]| 1| 0| 0| L-Counter| Bit[9:0] , must be set between 010h ~ 041h. , and get the M-Divide Ratio from 17:1 to 66:1. POCLK = (L-Counter + 1) x (N-Counter + 1) x PFDCLK
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| L-Counter
Internal Clock Configuration| P1| 60816| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Internal Clock Configuration Register
P2| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| PCLK Divide Select| Bit[3:0] = 0000b,0001b … … 1110b,1111b : 1:1 ,2:1 … … 16:1(MCLK to
PCLK Frequency Ratio)
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
Panel Setting Miscellaneous| P1| 60820| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Panel Setting Miscellaneous Register
P2| D[7:0]| ****

1

| ****

0

| ****

0

| ****

DE Polarity

| PCLK

Polari ty

| ****

n/a

| Panel Data Enabl

e

| ****

Panel Data Width

| Panel Port Enabl

e

| Bit[0] = 0 , TFT panel is disable Bit[0] = 1 , TFT panel is enable Bit[2:1] = 01 , TFT 16-bit Bit[2:1] = 10 , TFT 18-bit Bit[2:1] = 11 , TFT 24-bit
Bit[3] = 0 , panel data is disable Bit[3] = 1 , panel data is enable
Bit[5] = 0, the LCD data outputs transition on the rising edge of PCLK Bit[5] = 1 , the LCD data outputs transition on the falling edge of PCLK Bit[7:6] = 00 , DE Polarity Low active
Bit[7:6] = 01 , DE Polarity High active
Bit[7:6] = 10 , DE Polarity Fixed to Low Bit[7:6] = 11 , DE Polarity Fixed to High
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
Display Settings| P1| 60822| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Display Settings Register
P2| D[7:0]| **** 1| 0| 0| TE
Status (RO)| TE Function| Display Blank| n/a| Displ ay Blank Polarity| SW
Video Invert| Panel Interf ace Enables| Bit[0] = 0 , HS, VS, DE and PCLK are fixed to H or L and the display pipes are disabled
Bit[0] = 1 ,  enable the panel output and display pipes Bit[1] = 0 , video data is normal
Bit[1] = 1 , video data is inverted
Bit[2] = 0 , the display blank function operates normally Bit[2] = 1 , the display blank function switches polarity Bit[4] = 0 , the LCD data is masked
Bit[4] = 1 , all applicable LCD data outputs are forced to zero or one Bit[6:5] = 00b , TE output is disabled and the pin output is low
Bit[6:5] = 01b , TE output is high (1) when the display is in the Vertical Non-Display Period (VNDP) and low (0) when the display is in Vertical Display Period (VDISP)
Bit[6:5] = 10b , Line Count Bit[6:5] = 11b , Reserved
Bit[7] = 0 , the selected condition in not occurring Bit[7] = 1 , the selected condition in not occurring Bit[8] = 0 , TE is output
Bit[8] = 1 , TE is not output
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| TE Output Pin Disable
HDISP| P1| 60824| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Horizontal Display Width Register (HDISP)
P2| D[7:0]| 1| 0| 0| n/a| Horizontal Display Width| Bit[6:0] = horizontal display width in pixels ÷ 8
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
HNDP| P1| 60826| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Horizontal Non-Display Period Register (HNDP)
P2| D[7:0]| 1| 0| 0| n/a| Horizontal Non-Display Period| Bit[6:0] = horizontal non-display period in PCLK’s
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
VDISP| P1| 60828| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Vertical Display Height Register (VDISP)
P2| D[7:0]| 1| 0| 0| Vertical Display Height| Bit[9:0] = vertical display height in lines
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| Vertical Display

Height

VNDP| P1| 6082A| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Vertical Non-Display Period Register (VNDP)
P2| D[7:0]| 1| 0| 0| Vertical Non-Display Period| Bit[7:0] = vertical non- display period in lines
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
Command| Para- meter| HEX| A0| /CS| /WR| D7| D6| D5| D4| D3| D2| D1| D0| ****

Descriptions

---|---|---|---|---|---|---|---|---|---|---|---|---|---|---
HSW| P1| 6082C| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| HS Pulse Width Register (HSW)
P2| D[7:0]| 1| 0| 0| HS Pulse Polarity| HS Pulse Width| Bit[6:0] = HS pulse width in PCLK’s
Bit[7] = 0 , the horizontal sync signal is active low Bit[7] = 1 , the horizontal sync signal is active high
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
HPS| P1| 6082E| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| HS Pulse Start Position Register (HPS)
P2| D[7:0]| 1| 0| 0| n/a| HS Pulse Start Position| Bit[6:0] = HS pulse start position in PCLK’s
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
VSW| P1| 60830| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| VS Pulse Width Register (VSW)
P2| D[7:0]| 1| 0| 0| VS
Pulse Polarity| n/a| VS Pulse Width| Bit[5:0] = VS pulse width in lines
Bit[7] = 0 , the vertical sync signal is active low Bit[7] = 1 , the vertical sync signal is active high
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
VPS| P1| 60832| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| VS Pulse Start Position Register (VPS)
P2| D[7:0]| 1| 0| 0| VS Pulse Start Position| Bit[7:0] = VS pulse start position in lines
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
TE Line Count| P1| 60834| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| TE Line Count Register

P2

| D[7:0]| 1| 0| 0| TE Line Count| These bits specify the line count value that is compared with the internal vertical line counter
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| TE Line Count
Main Layer Setting| P1| 60840| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Main Layer Setting Register
P2| D[7:0]| 1| 0| 0| ****

n/a

| ****

n/a

| ****

n/a

| Main Layer Rotation Select| Main Layer Color Depth| Bit[2:0] = 000b, RGB 8:8:8 (default) Bit[2:0] = 001b, RGB 5:6:5
Bit[2:0] = 010b/011b/111b, Reserved Bit[2:0] = 100b, 24 bpp + LUT1 Bit[2:0] = 101b, 16 bpp + LUT1 Bit[2:0] = 110b, 8 bpp + LUT1
Bit[4:3] = 00b, 0° (Normal) Bit[4:3] = 01b, 90°
Bit[4:3] = 10b, 180° Bit[4:3] = 11b, 270°
Bit[8] = 0, Synchronous latching of multi-byte layer registers is enabled Bit[8] = 1, Synchronous latching of multi-byte layer registers is disabled
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| Multi- Byte Layer Registers Sync hrono us Latching Disable
Main Layer Start Address 0| P1| 60842| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Main Layer Start Address Register 0
P2| D[7:0]| 1| 0| 0| Main Layer Start Address| Bit[15:0] is Bit[15:0] of Main Layer Start Address ,but Bit[1:0] must be set to 00b
D[15:8]| 1| 0| 0| Main Layer Start Address
Main Layer Start Address 1| P1| 60844| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Main Layer Start Address Register 1

P2

| D[7:0]| 1| 0| 0| n/a|  | n/a| n/a| n/a| Main Layer Start Address| Bit[2:0] is Bit[18:16] of Main Layer Start Address
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
Main Layer Width| P1| 60846| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Main Layer Width Register

P2

| D[7:0]| 1| 0| 0| Main Layer Width| Read Only
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| Main Layer Width
Main Layer Height| P1| 60848| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Main Layer Height Register

P2

| D[7:0]| 1| 0| 0| Main Layer Height| Read Only
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| Main Layer Height
PIP Layer Setting| P1| 60850| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer Setting Register
P2| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a| Bit[2:0] = 000b, RGB 8:8:8 (default) Bit[2:0] = 001b, RGB 5:6:5
Bit[2:0] = 010b/011b/111b, Reserved Bit[2:0] = 100b, 24 bpp + LUT1 Bit[2:0] = 101b, 16 bpp + LUT1 Bit[2:0] = 110b, 8 bpp + LUT1
Bit[4:3] = 00b, 0° (Normal) Bit[4:3] = 01b, 90°
Bit[4:3] = 10b, 180°
Bit[4:3] = 11b, 270°
D[15:8]| 1| 0| 0| n/a| n/a| n/a| PIP Layer Rotation Select| PIP Layer Color Depth
PIP Layer Start Address 0| P1| 60852| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer Start Address Register 0
P2| D[7:0]| 1| 0| 0| PIP Layer Start Address| Bit[15:0] is Bit[15:0] of Main Layer Start Address ,but Bit[1:0] must be set to 00b
D[15:8]| 1| 0| 0| PIP Layer Start Address
PIP Layer Start Address 1| P1| 60854| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer Start Address Register 1

P2

| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a| Bit[2:0] is Bit[18:16] of Main Layer Start Address
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| PIP Layer Start Address
PIP Layer Width| P1| 60856| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer Width Register
P2| D[7:0]| 1| 0| 0| PIP Layer Width| Bit[9:] = PIP Layer Horizontal Display Period in number of pixels PIP Layer Horizontal Display Period in number of pixels
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| PIP Layer Width
Command| Para- meter| HEX| A0| /CS| /WR| D7| D6| D5| D4| D3| D2| D1| D0| Descriptions
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---
PIP Layer Height| P1| 60858| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer Height Register
P2| D[7:0]| 1| 0| 0| PIP Layer Height| Bit[9:] = PIP Layer Vertical Display Period in number of lines
D[15:8]| 1   0   0| n/a| n/a| n/a| n/a| n/a| n/a| PIP Layer Height
PIP Layer X Start Position| P1| 6085A| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer X Start Position Register
P2| D[7:0]| 1| 0| 0| PIP Layer X Start Position| These bits specify X start position of the PIP Layer on the panel, in lines
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| PIP Layer X Start Position
PIP Layer Y Start Position| P1| 6085C| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Layer Y Start Position Register
P2| D[7:0]| 1| 0| 0| PIP Layer Y Start Position| These bits specify Y start position of the PIP Layer on the panel, in lines
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| PIP Layer Y Start Position
PIP Enable| P1| 60860| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| PIP Enable Register
P2| D[7:0]| **** 1| 0| 0| n/a| n/a| n/a| n/a| Blink/Fade Status (RO)| Blink/Fade Effect| Bit[2:0] = 000b, Blank Bit[2:0] = 001b, Normal Bit[2:0] = 010b, Blink 1 Bit[2:0] = 011b, Blink 2 Bit[2:0] = 100b, Fade Out Bit[2:0] = 101b, Fade In
Bit[2:0] = 110b, Fade In/Out Continuous Bit[2:0] = 111b, Reserved
Bit[3] = 0b, the PIP layer is not blinking or fading
Bit[3] = 1b, the PIP layer is in the process of blinking or fading Bit[15:9] = blink/fade period in frames – 1
D[15:8]| 1| 0| 0| Blink/Fade Period| n/a
Alpha Blending| P1| 60862| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Alpha Blending Register

P2

| D[7:0]| 1| 0| 0| n/a| Alpha Blending Ratio| Bit[6:0] = 0000000b,0000001b… …0111111b,1000000b : 64:0 (no PIP),63:1 … … 1:63,0:64(full PIP) ;
1000001b ~ 1111111b : Reserved Bit[9:8] = 00b, 1
Bit[9:8] = 01b, 2 Bit[9:8] = 10b, 4
Bit[9:8] = 11b, 8
D[15:8]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| Alpha Blending Step
Transparency| P1| 60864| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Transparency Register

P2

| D[7:0]| 1| 0| 0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| Transp arency Enable| Bit[0] = 0b, transparency is disabled Bit[0] = 1b, transparency is enabled
D[15:8]| 1   0   0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
Transparency Key Color 0| P1| 60866| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Transparency Key Color Register 0
P2| D[7:0]| 1| 0| 0| Key Color Blue| Bit[15:8] is Key Color Green bits [7:0] Bit[7:0] is Key Color Blue bits [7:0]
D[15:8]| 1   0   0| Key Color Green
Transparency Key Color 1| P1| 60868| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| Transparency Key Color Register 1
P2| D[7:0]| 1| 0| 0| Key Color Red| Bit[7:0] is Key Color Red bits [7:0]
D[15:8]| 1   0   0| n/a| n/a| n/a| n/a| n/a| n/a| n/a| n/a
GPIO
Configuration| P1| 608D0| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| GPIO Configuration Register

P2

| D[7:0]| 1| 0| 0| GPIO7
Config| GPIO6
Config| GPIO5
Config| GPIO4
Config| GPIO3
Config| GPIO2
Config| GPIO1
Config| GPIO0
Config| Bit[15:0] = 0b (default), the corresponding GPIO pin is configured as an input pin

Bit[15:0] = 1b , the corresponding GPIO pin is configured as an output pin

D[15:8]| 1   0   0| GPIO15
Config| GPIO14
Config| GPIO13
Config| GPIO12
Config| GPIO11
Config| GPIO10
Config| GPIO9
Config| GPIO8
Config
GPIO Status and Control| P1| 608D2| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| GPIO Status and Control Register
P2| D[7:0]| 1| 0| 0| GPIO7
Status| GPIO6
Status| GPIO5
Status| GPIO4
Status| GPIO3
Status| GPIO2
Status| GPIO1
Status| GPIO0
Status| When GPIOx is configured as an output: Bit[15:0] = 0b, GPIOx low
Bit[15:0] = 1b, GPIOx high
D[15:8]| 1   0   0| GPIO15
Status| GPIO14
Status| GPIO13
Status| GPIO12
Status| GPIO11
Status| GPIO10
Status| GPIO9
Status| GPIO8
Status
GPIO Pull- Down Control| P1| 608D4| 0| 0| 0| A[7:0]-> A[15:8] -> A[18:16]| GPIO Pull-Down Control Register
P2| D[7:0]| 1| 0| 0| GPIO7
Pulldown
Control| GPIO6
Pulldown
Control| GPIO5
Pulldown
Control| GPIO4
Pulldown
Control| GPIO3
Pull- down
Control| GPIO 2
Pulldown
Control| GPIO1
Pulldown
Control| GPIO0
Pull- down
Control| Bit[15:0] = 0b, the pull-down resistor for the associated GPIO pin is inactive.
Bit[15:0] = 1b, the pull-down resistor for the associated GPIO pin is active.
D[15:8]| 1   0   0| GPIO15
Pull- down
Control| GPIO14
Pull- down
Control| GPIO13
Pull- down
Control| GPIO12
Pull- down
Control| GPIO11
Pull- down
Control| GPIO10
Pull- down
Control| GPIO9
Pull- down
Control| GPIO8
Pull- down
Control

Note: Access of PLL Setting 0, PLL Setting 1, PLL Setting 2 and Internal Clock Configuration is only possible in Power Save Mode PSM0.
For more information and details please refer to S1D13L01 datasheet.

LCD Module Design and Handling Precautions

– Please ensure V0, VCOM is adjustable, to enable LCD module get the best contrast ratio under different temperatures, view angles and positions.
– Normally display quality should be judged under the best contrast ratio within viewable area. Unexpected display pattern may come out under abnormal contrast ratio.
– Never operate the LCD module exceed the absolute maximum ratings.
– Never apply signal to the LCD module without power supply.
– Keep signal line as short as possible to reduce external noise interference.
– IC chip (e.g. TAB or COG) is sensitive to light. Strong light might cause malfunction. Light sealing structure casing is recommended.
– Make sure there is enough space (with cushion) between case and LCD panel, to prevent external force passed on to the panel; otherwise that may cause damage to the LCD and degrade its display result.
– Avoid showing a display pattern on screen for a long time (continuous ON segment).
– LCD module reliability may be reduced by temperature shock.
– When storing and operating LCD module, avoids exposure to direct sunlight, high humidity, high or low temperature. They may damage or degrade the LCD module.
– Never leave LCD module in extreme condition (max./min storage/operate temperature) for more than 48hr.
– Recommend LCD module storage conditions is 0 C~40 C <80%RH.
– LCD module should be stored in the room without acid, alkali and harmful gas.
– Avoid dropping & violent shocking during transportation, and no excessive pressure press, moisture and sunlight.
– LCD module can be easily damaged by static electricity. Please maintain an optimum anti-static working environment to protect the LCD module. (eg. ground the soldering irons properly)
– Be sure to ground the body when handling LCD module.
– Only hold LCD module by its sides. Never hold LCD module by applying force on the heat seal or TAB.
– When soldering, control the temperature and duration avoid damaging the backlight guide or diffuser which might degrade the display result such as uneven display.
– Never let LCD module contact with corrosive liquids, which might cause damage to the backlight guide or the electric circuit of LCD module.
– Only clean LCD with a soft dry cloth, Isopropyl Alcohol or Ethyl Alcohol. Other solvents (e.g. water) may damage the LCD.
– Never add force to components of LCD module. It may cause invisible damage or degrade the module’s reliability.
– When mounting LCD module, please make sure it is free from twisting, warping and bending.
– Do not add excessive force on surface of LCD, which may cause the display color change abnormally.
– LCD panel is made with glass. Any mechanical shock (e.g. dropping from high place) will damage the LCD module.
– Protective film is attached on LCD screen. Be careful when peeling off this protective film, since static electricity may be generated.
– Polarizer on LCD gets scratched easily. If possible, do not remove LCD protective film until the last step of installation.
– When peeling off protective film from LCD, static charge may cause abnormal display pattern. The symptom is normal, and it will turn back to normal in a short while.
– LCD panel has sharp edges, please handle with care.
– Never attempt to disassemble or rework LCD module.
– If display panel is damaged and liquid crystal substance leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes promptly wash it off using soap and water.

CTP Mounting Instructions

8.1 Bezel Mounting (Figure 1)
– The bezel window should be bigger than the CTP active area. It should be≥0.5mm each side.
– Gasket should be installed between the bezel and the CTP surface.
The final gap should be about 0.5~1.0mm.
– It is recommended to provide an additional support bracket for backside support when necessary (e.g. slim type TFT module without mounding structure). They should only provide appropriate support and keep the module in place.
– The mounting structure should be strong enough to prevent external uneven force or twist act onto the module.

8.2 Surface Mounting (Figure 2)
– As the CTP assembling on the countersink area with double sideadhesive.
The countersink area should be flat and clean to ensure the doubleside adhesive installation result.
– The Bezel is recommend to keep a gap (≥0.3mm each side)around the cover lens for tolerance.
– It is recommended to provide an additional support bracket withgasket for backside support when necessary (e.g. TFT modulewithout mounding structure). They should only provide appropriatesupport and keep the module in place.
– The mounting structure should be strong enough to preventexternal uneven force or twist act onto the module

8.3 Additional Cover Lens Mounting (Figure 3)
– For the case of additional cover Lens mounting, it is necessary to recheck with the CTP specification about the material and thickness to ensure the functionality.
– It should keep a 0.2~0.3mm gap between the cover lens and the CTP surface..
– The cover lens window should be bigger than the active area of the CTP.It should be≥0.5mm each side.
– It is recommended to provide an additional support bracket for backside support when necessary (e.g. slim type TFT module without mounding structure). They should only provide appropriate support and keep the module in place.
– The mounting structure should be strong enough to prevent external uneven force or twist act onto the module.

RTP Mounting Instructions

– It should bezel touching the RTP Active Area (A.A.) to prevent abnormal touch.It should left gab D=0.2~0.3mm in between.
(Figure 4)
– Outer bezel design should take care about the area outside the A.A. Those areas contain circuit wires which is having different thickness. Touching those areas could de-form the ITO film. As a result bezel the ITO film be damaged and shorten its lifetime.
It is suggested to protect those areas with gasket (between the bezel and RTP).The suggested figures are B≥0.50mm; C≥0.50mm.
(Figure 4)
– The bezel side wall should keep space E= 0.2 ~ 0.3mm from the RTP. (Figure 4)

– In general design, RTP V.A. should be bigger than the TFT V.A. and RTP A.A. should be bigger than the TFT A.A. (Figure 5)

Warranty
This product has been manufactured to our company’s specifications as a part for use in your company’s general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.
– We cannot accept responsibility for any defect, which may arise form additional manufacturing of the product (including disassembly and reassembly), after product delivery.
– We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.
– We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed our company’s acceptance inspection procedures.
– When the product is in CCFL models, CCFL service life and brightness will vary according to the performance of the inverter used, leaks, etc. We cannot accept responsibility for product performance, reliability, or defect, which may arise.
– We cannot accept responsibility for intellectual property of a third part, which may arise through the application of our product to our assembly with exception to those issues relating directly to the structure or method of manufacturing of our product.

Note:

1. LCD Display Type : TFT *
2. Pixel Arrangment : RGB-STRIPE
3. Color Depth : 16,7M Colors
4. . Operating Voltage : 3.3V
5. Backlight : White LED
6. Operating Temperature : -20°C-70°C
7. Storage Temperature : -30°C-80°C

K1 Terminal

No.| Pin Name
1| VSS
2| VSS
3| VDD
4| VDD
5| AD
6| /CS
7| /REC
8| DO (S1)
9| D1 (SD)
10| D2
11| D3
12| D4
13| D5
14| D6
15| D7
16| TE
17| /RD
18| /WR(SCK)
19| BL_ADJ
20| SPI_EN
21| NC
22| NC
23| NC
24| NC

References

• 液晶显示模块-7寸显示屏-2.8寸显示屏-液晶屏厂家 | 拓普微科技

Read User Manual Online (PDF format)

Download This Manual (PDF format)

Download this manual  >>