ALINX Z7-A Development Board User Manual
- June 15, 2024
- ALINX
Table of Contents
- Z7-A Development Board
- Product Information
- Specifications
- Introduction to Development Board
- Product Usage Instructions
- Section 1: Getting Started
- Section 2: Programming the FPGA
- Section 3: Using the Development Board
- FAQ
- Q: What is the maximum capacity of DDR4 SDRAM supported by the
- Q: Can I connect multiple M.2 SSDs to the development
- Q: What is the purpose of the 40PIN FPC connector?
- References
- Read User Manual Online (PDF format)
- Download This Manual (PDF format)
Z7-A Development Board
Product Information
Specifications
-
Processor: XILINX Zynq UltraScale+ MPSoCs
XCZU7EV-2FFVC1156IZU7EV -
Processing System (PS): ARM Cortex-A53
-
Programmable Logic (PL): FPGA
-
DDR4 SDRAM: 4GB (PS), 4GB (PL)
-
eMMC: 8GB
-
QSPI FLASH: 256Mb
-
FMC HPC1
-
M.2 SSD: 1
-
mini_DP: 1
-
USB3.0 Type-C: 1
-
UART: 1
-
QSFP+: 1
-
BASE-T1: 1
-
40PIN FPC: 1
-
TF: 1
Introduction to Development Board
The Z7-A Development Board is equipped with the XILINX Zynq
UltraScale+ MPSoCs XCZU7EV-2FFVC1156IZU7EV processor. It features a
combination of Processing System (PS) and Programmable Logic (PL)
with ARM Cortex-A53 architecture. The board offers various
interfaces including DDR4 SDRAM, eMMC, QSPI FLASH, FMC HPC1, M.2
SSD, mini_DP, USB3.0 Type-C, UART, QSFP+, BASE-T1, 40PIN FPC, and
TF.
Product Usage Instructions
Section 1: Getting Started
1. Connect the Z7-A Development Board to a power source using
the provided power cable.
2. Connect a monitor or display device to the mini_DP port for
video output.
3. Connect a USB keyboard and mouse to the USB ports for
input.
Section 2: Programming the FPGA
1. Install the Xilinx Vivado software on your computer.
2. Connect the Z7-A Development Board to your computer using a
USB cable.
3. Open Vivado and create a new project targeting the Z7-A
Development Board.
4. Design and implement your desired FPGA logic using Vivado’s
tools and features.
5. Once the design is ready, generate the bitstream file for
programming the FPGA.
6. Use Vivado’s programming tool to load the bitstream onto the
Z7-A Development Board.
Section 3: Using the Development Board
1. Familiarize yourself with the various interfaces and
connectors available on the board.
2. Refer to the user manual for specific instructions on
utilizing each interface and connector.
3. Connect external devices or peripherals to the appropriate
ports as needed.
4. Power on the development board and follow any additional
instructions provided by your application or project.
FAQ
Q: What is the maximum capacity of DDR4 SDRAM supported by the
Z7-A Development Board?
A: The Z7-A Development Board supports up to 4GB of DDR4 SDRAM
for the Processing System (PS) and 4GB for the Programmable Logic
(PL).
Q: Can I connect multiple M.2 SSDs to the development
board?
A: No, the Z7-A Development Board has only one M.2 SSD slot
available.
Q: What is the purpose of the 40PIN FPC connector?
A: The 40PIN FPC connector can be used to connect compatible
peripherals or expansion boards to the Z7-A Development Board.
Z7-A
1.0
Z7-A Development Board User Manual
Z7-A Z7-A Development Board User Manual
Name Date
Author Reviewer Approver
ALINX ELECTRONIC TECHNOLOGY (SHANGHAI) CO., LTD.
Z7-A Z7-A Development Board User Manual
1.0 1/54
No Revision Status
REVISION RECORD
Revision Description
Date
Author Approver
“”””,””,””
Z7-A Z7-A Development Board User Manual
Table of Contents
1.0 2/54
Introduction to Development Board …………………………………………………………………………………….2 ACU7EVB
…………………………………………………………………………………………………………………………………………. 5
() ………………………………………………………………………………………………………………………………………………………….5 () ZYNQ
………………………………………………………………………………………………………………………………………………6 () DDR4 DRAM
…………………………………………………………………………………………………………………………………………. 8 () QSPI Flash
…………………………………………………………………………………………………………………………………………….15 () eMMC Flash
…………………………………………………………………………………………………………………………………………17 ()
………………………………………………………………………………………………………………………………………………..18 ()
………………………………………………………………………………………………………………………………………………………. 20 ()
…………………………………………………………………………………………………………………………………………………… 22 ()
……………………………………………………………………………………………………………………………………. 22
…………………………………………………………………………………………………………………………………………………………. 30 ()
………………………………………………………………………………………………………………………………………………………. 30 () M.2
………………………………………………………………………………………………………………………………………………..31 () DP
…………………………………………………………………………………………………………………………………………. 32 () USB3.0
…………………………………………………………………………………………………………………………………………. 33 ()
……………………………………………………………………………………………………………………………………. 34 () BASE-T1
………………………………………………………………………………………………………………………………………. 36 () USB Uart
……………………………………………………………………………………………………………………………………… 37 () Micro SD
………………………………………………………………………………………………………………………………………38 () QSFP+
…………………………………………………………………………………………………………………………………… 38 () CANFD
…………………………………………………………………………………………………………………………………. 40 () FMC
……………………………………………………………………………………………………………………………………….41 () 14
……………………………………………………………………………………………………………………………………….46 () JTAG
………………………………………………………………………………………………………………………………………47
Z7-A Z7-A Development Board User Manual
1.0 3/54
() 40PIN FPC ………………………………………………………………………………………………………………………………. 47
() EEPROM ……………………………………………………………………………………………………………………. 49
() LED ………………………………………………………………………………………………………………………………………………..49
() …………………………………………………………………………………………………………………………………………………… 50
() ……………………………………………………………………………………………………………………………………. 51
() …………………………………………………………………………………………………………………………………………………… 52
() …………………………………………………………………………………………………………………………………………………… 52
() ……………………………………………………………………………………………………………………………………. 54
Z7-A Z7-A Development Board User Manual
1.0 1/54
XILINX Zynq UltraScale+ MPSoCs
Z7-A2023
MPSoCs
XILINX Zynq UltraScale+ EV ZU7EV
Processing System(PS)+Programmable Logic(PL) ARM Cortex-A53
FPGA PS 4 4GB DDR4
SDRAM 1 8GB eMMC 2 256Mb QSPI FLASH
PL 4 4GB DDR4 SDRAM
1 FMC HPC1 M.2 SSD 1 mini_DP 1
USB3.0Type-C 1 1 UART 1 QSFP+1
BASE-T1 40PIN FPC 1 TF
“”
ZYNQ
Z7-A Z7-A Development Board User Manual
Introduction to Development Board
1.0 2/54
Z7-A MPSoCs + ZU7EV + 8 DDR4 + eMMC +2 QSPI FLASH Xilinx Zynq UltraScale+ MPSoCs XCZU7EV- 2FFVC1156IZU7EV Processor SystemPS Programmable LogicPL ZU7EV PS PL 4 DDR4 DDR4 1G ARM FPGA PS 8GB eMMC FLASH 2 256Mb QSPI FLASH MPSoCs 1 FMC HPC1 M.2 SSD 1 mini_DP 1 USB3.0Type-C 1 1 UART 1 QSFP+ 1 BASE-T1 40PIN FPC 1 TF 1 EEPROM1 LED
Z7-A Z7-A Development Board User Manual
1.0 3/54
ZU7EV
ZU7EV+4GB DDR4 PS +4GB DDR4 PL +8GB eMMC FLASH + 512Mb QSPI
FLASH 2 33.3333MHz PS
200MHz PL DDR
M.2
1 PCIEx4 M.2 M.2 SSD 6Gbps
DP
1 Display Port 4K@30Hz
1080P@60Hz
USB3.0
1 USB3.0 USB TYPE C HOSTSLAVEOTG
1 PS 10/100M/1000M RJ45
BASE-T1
1 PL 1000M Base-T1 PTP 1ms
LAN
USB Uart
1 PS Uart USB Silicon Labs
CP2102GM USB-UART , USB MINI USB
QSFP+
FPGA GTX 4 1 QSPF+ QSFP+
40Gb/s
Micro SD
Z7-A Z7-A Development Board User Manual
1.0 4/54
1 Micro SD
FMC
1 FMC HPC XILINX FMC HDMI
AD
JTAG
1 10 2.54mm JTAG FPGA XILINX
ZU7EV
CANFD
2 CANFD TJA1051T/3/1J(NXP CAN ) CANFD
1 LM75
EEPROM
1 IIC EEPROM 24LC04;
RTC
1 RTC
LED
7 LED, 1 8 1 1
1 DONE 6
3 1 2
Z7-A Z7-A Development Board User Manual
ACU7EVB ()
1.0 5/54
ACU7EVB()ZYNQ XILINX Zynq UltraScale+
MPSoCs EV XCZU7EV-2FFVC1156I
8 Micron DDR4 MT40A512M16GE, PSPL 4
DDR4 64 4GB DDR4 SDRAM 1200MHz(
2400Mbps) 2 256MBit QSPI FLASH 8GB
eMMC FLASH
4 PS USB2.0
SD MIO 4 PS MGT PL
16 MGT IO HP I/O:142 HD I/O46 XCZU7EV
80*60mm
ACU7EVB
Z7-A Z7-A Development Board User Manual
1.0 6/54
() ZYNQ
Xilinx Zynq UltraScale+ MPSoCs EV
XCZU7EV-2FFVC1156IZU7EV PS 4 ARM CortexTM-A53
1.3Ghz 2 Cache; ZU7EV 2 Cortex-R5 533Mhz
ZU7EV 32 64 DDR4LPDDR4DDR3,DDR3L, LPDDR3
PS PCIE Gen2, USB3.0, SATA 3.1, DisplayPort USB2.0
SD/SDIOI2CCANUARTGPIO PL
DSP RAMZU7EV 2-2-1
2-2-1 ZYNQ ZU7EV PS ARM CortexTM-A53 1.3GHz CPU 32KB 1 1MB 2 2 CPU
Z7-A Z7-A Development Board User Manual
1.0 7/54
ARM Cortex-R5 533MHz CPU 32KB 1
128K
Mali-400 MP2, 677MHz64KB 2
32/64bit DDR4/3/3LLPDDR4/3
NAND, 2xQuad-SPI FLASH
PCIe Gen2 x4, 2xUSB3.0, Sata 3.1, DisplayPort, 4x Tri-mode Gigabit
Ethernet
2xUSB2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b
GPIO
Full/Low/PL/Battery
RSA, AES SHA
10 1Mbps AD
PL
(System Logic Cells)504K
(CLB flip-flops) : 460.8K
(CLBLUTs) : 230.4K
Block RAM11Mb
CMTs: 8
DSP Slices1728
GTH 16.3Gb/s 24
XCZU7EV-2FFVC1156I -2 FFVC1156
Z7-A Z7-A Development Board User Manual
1.0 8/54
() DDR4 DRAM
ACU7EVB 8 Micron( 1GB DDR4 , MT40A512M16LY-
062E, PS 4 DDR4 64 4GB PL 4 DDR4
64 4GB PS DDR4 SDRAM 1200MHz(
2400Mbps)4 DDR4 PS BANK504 PL
DDR4 SDRAM 1200MHz( 2400Mbps)4 DDR4 FPGA
BANK66,67,68 PS PL DDR4 SDRAM 2-3-1
PS
U4,U5,U6,U7
MT40A512M16LY-062E
512M x 16bit
Micron
PL
U17,U19,U45,U46
MT40A512M16LY-062E
512M x 16bit
Micron
2-3-1 DDR4 SDRAM
DDR4 PCB
/, DDR4
PS DDR4 2-3-1 :
2-3-1 PS DDR4 DRAM PL DDR4 DRAM 2-3-2 :
Z7-A Z7-A Development Board User Manual
1.0 9/54
2-3-2 PL DDR4 DRAM
PS DDR4 SDRAM
PS_DDR4_DQS0_N
PS_DDR_DQS_N0_504
PS_DDR4_DQS0_P
PS_DDR_DQS_P0_504
PS_DDR4_DQS1_N
PS_DDR_DQS_N1_504
PS_DDR4_DQS1_P
PS_DDR_DQS_P1_504
PS_DDR4_DQS2_N
PS_DDR_DQS_N2_504
PS_DDR4_DQS2_P
PS_DDR_DQS_P2_504
PS_DDR4_DQS3_N
PS_DDR_DQS_N3_504
PS_DDR4_DQS3_P
PS_DDR_DQS_P3_504
PS_DDR4_DQS4_N
PS_DDR_DQS_N4_504
PS_DDR4_DQS4_P
PS_DDR_DQS_P4_504
PS_DDR4_DQS5_N
PS_DDR_DQS_N5_504
PS_DDR4_DQS5_P
PS_DDR_DQS_P5_504
PS_DDR4_DQS6_N
PS_DDR_DQS_N6_504
PS_DDR4_DQS6_P
PS_DDR_DQS_P6_504
PS_DDR4_DQS7_N
PS_DDR_DQS_N7_504
PS_DDR4_DQS7_P
PS_DDR_DQS_P7_504
PS_DDR4_DQ0
PS_DDR_DQ0_504
PS_DDR4_DQ1
PS_DDR_DQ1_504
PS_DDR4_DQ2
PS_DDR_DQ2_504
PS_DDR4_DQ3
PS_DDR_DQ3_504
PS_DDR4_DQ4
PS_DDR_DQ4_504
PS_DDR4_DQ5
PS_DDR_DQ5_504
AN27 AN26 AP30 AN29 AJ26 AH26 AK29 AK28 AD31 AD30 Y28 Y27 AB34 AB33 W32 W31 AP27 AP25 AP26 AM26 AP24 AL25
Z7-A Z7-A Development Board User Manual
PS_DDR4_DQ6 PS_DDR4_DQ7 PS_DDR4_DQ8 PS_DDR4_DQ9 PS_DDR4_DQ10 PS_DDR4_DQ11 PS_DDR4_DQ12 PS_DDR4_DQ13 PS_DDR4_DQ14 PS_DDR4_DQ15 PS_DDR4_DQ16 PS_DDR4_DQ17 PS_DDR4_DQ18 PS_DDR4_DQ19 PS_DDR4_DQ20 PS_DDR4_DQ21 PS_DDR4_DQ22 PS_DDR4_DQ23 PS_DDR4_DQ24 PS_DDR4_DQ25 PS_DDR4_DQ26 PS_DDR4_DQ27 PS_DDR4_DQ28 PS_DDR4_DQ29 PS_DDR4_DQ30 PS_DDR4_DQ31 PS_DDR4_DQ32 PS_DDR4_DQ33 PS_DDR4_DQ34 PS_DDR4_DQ35 PS_DDR4_DQ36 PS_DDR4_DQ37 PS_DDR4_DQ38 PS_DDR4_DQ39 PS_DDR4_DQ40 PS_DDR4_DQ41 PS_DDR4_DQ42
PS_DDR_DQ6_504 PS_DDR_DQ7_504 PS_DDR_DQ8_504 PS_DDR_DQ9_504 PS_DDR_DQ10_504 PS_DDR_DQ11_504 PS_DDR_DQ12_504 PS_DDR_DQ13_504 PS_DDR_DQ14_504 PS_DDR_DQ15_504 PS_DDR_DQ16_504 PS_DDR_DQ17_504 PS_DDR_DQ18_504 PS_DDR_DQ19_504 PS_DDR_DQ20_504 PS_DDR_DQ21_504 PS_DDR_DQ22_504 PS_DDR_DQ23_504 PS_DDR_DQ24_504 PS_DDR_DQ25_504 PS_DDR_DQ26_504 PS_DDR_DQ27_504 PS_DDR_DQ28_504 PS_DDR_DQ29_504 PS_DDR_DQ30_504 PS_DDR_DQ31_504 PS_DDR_DQ32_504 PS_DDR_DQ33_504 PS_DDR_DQ34_504 PS_DDR_DQ35_504 PS_DDR_DQ36_504 PS_DDR_DQ37_504 PS_DDR_DQ38_504 PS_DDR_DQ39_504 PS_DDR_DQ40_504 PS_DDR_DQ41_504 PS_DDR_DQ42_504
1.0 10/54
AM25 AM24 AM28 AN28 AP29 AP28 AM31 AP31 AN31 AM30 AF25 AG25 AG26 AJ25 AG24
AK25 AJ24 AK24 AH28 AH27 AJ27 AK27 AL26 AL27 AH29 AL28 AB29 AB30 AC29 AD32
AC31 AE30 AC28 AE29 AC27 AA27 AA28
Z7-A Z7-A Development Board User Manual
PS_DDR4_DQ43 PS_DDR4_DQ44 PS_DDR4_DQ45 PS_DDR4_DQ46 PS_DDR4_DQ47 PS_DDR4_DQ48
PS_DDR4_DQ49 PS_DDR4_DQ50 PS_DDR4_DQ51 PS_DDR4_DQ52 PS_DDR4_DQ53 PS_DDR4_DQ54
PS_DDR4_DQ55 PS_DDR4_DQ56 PS_DDR4_DQ57 PS_DDR4_DQ58 PS_DDR4_DQ59 PS_DDR4_DQ60
PS_DDR4_DQ61 PS_DDR4_DQ62 PS_DDR4_DQ63 PS_DDR4_DM0 PS_DDR4_DM1 PS_DDR4_DM2
PS_DDR4_DM3 PS_DDR4_DM4 PS_DDR4_DM5 PS_DDR4_DM6 PS_DDR4_DM7
PS_DDR4_A0 PS_DDR4_A1 PS_DDR4_A2 PS_DDR4_A3 PS_DDR4_A4 PS_DDR4_A5 PS_DDR4_A6
PS_DDR4_A7
PS_DDR_DQ43_504 PS_DDR_DQ44_504 PS_DDR_DQ45_504 PS_DDR_DQ46_504
PS_DDR_DQ47_504 PS_DDR_DQ48_504 PS_DDR_DQ49_504 PS_DDR_DQ50_504
PS_DDR_DQ51_504 PS_DDR_DQ52_504 PS_DDR_DQ53_504 PS_DDR_DQ54_504
PS_DDR_DQ55_504 PS_DDR_DQ56_504 PS_DDR_DQ57_504 PS_DDR_DQ58_504
PS_DDR_DQ59_504 PS_DDR_DQ60_504 PS_DDR_DQ61_504 PS_DDR_DQ62_504
PS_DDR_DQ63_504 PS_DDR_DM0_504 PS_DDR_DM1_504 PS_DDR_DM2_504 PS_DDR_DM3_504
PS_DDR_DM4_504 PS_DDR_DM5_504 PS_DDR_DM6_504 PS_DDR_DM7_504
PS_DDR_A0_504 PS_DDR_A1_504 PS_DDR_A2_504 PS_DDR_A3_504 PS_DDR_A4_504
PS_DDR_A5_504 PS_DDR_A6_504 PS_DDR_A7_504
1.0 11/54
AB28 W27 W29 W28 V27 AA32 AA33 AA34 AE34 AD34 AB31 AC34 AC33 AA30 Y30 AA31 W30
Y33 W33 W34 Y34 AN24 AM29 AH24 AJ29 AD29 Y29 AC32 Y32 AN34 AM34 AM33 AL34 AL33
AK33 AK30 AJ30
Z7-A Z7-A Development Board User Manual
PS_DDR4_A8 PS_DDR4_A9 PS_DDR4_A10 PS_DDR4_A11 PS_DDR4_A12 PS_DDR4_A13 PS_DDR4_ODT0 PS_DDR4_PARITY PS_DDR4_RAS_B PS_DDR4_RESET_B PS_DDR4_WE_B PS_DDR4_ACT_B PS_DDR4_ALERT_B PS_DDR4_BA0 PS_DDR4_BA1 PS_DDR4_BG0 PS_DDR4_CAS_B PS_DDR4_CKE0 PS_DDR4_CS0_B PS_DDR4_CLK0_N PS_DDR4_CLK0_P
PS_DDR_A8_504 PS_DDR_A9_504 PS_DDR_A10_504 PS_DDR_A11_504 PS_DDR_A12_504 PS_DDR_A13_504 PS_DDR_ODT0_504 PS_DDR_PARITY_504 PS_DDR_A16_504 PS_DDR_RAM_RST_N_504 PS_DDR_A14_504 PS_DDR_ACT_N_504 PS_DDR_ALERT_N_504 PS_DDR_BA0_504 PS_DDR_BA1_504 PS_DDR_BG0_504 PS_DDR_A15_504 PS_DDR_CKE0_504 PS_DDR_CS_N0_504 PS_DDR_CK_N0_504 PS_DDR_CK0_504
1.0 12/54
AJ31 AH31 AG31 AF31 AG30 AF30 AP32 AA26 AF28 AD26 AG29 AE25 AB26 AE27 AE28
AD27 AG28 AN33 AP33 AN32 AL31
PL DDR4 SDRAM
PL_DDR4_DQS0_N
IO_L10N_T1U_N7_QBC_AD4N_67
PL_DDR4_DQS0_P
IO_L10P_T1U_N6_QBC_AD4P_67
PL_DDR4_DQS1_N
IO_L4N_T0U_N7_DBC_AD7N_67
PL_DDR4_DQS1_P
IO_L4P_T0U_N6_DBC_AD7P_67
PL_DDR4_DQS2_N
IO_L16N_T2U_N7_QBC_AD3N_67
PL_DDR4_DQS2_P
IO_L16P_T2U_N6_QBC_AD3P_67
PL_DDR4_DQS3_N
IO_L22N_T3U_N7_DBC_AD0N_67
PL_DDR4_DQS3_P
IO_L22P_T3U_N6_DBC_AD0P_67
PL_DDR4_DQS4_N
IO_L16N_T2U_N7_QBC_AD3N_68
PL_DDR4_DQS4_P
IO_L16P_T2U_N6_QBC_AD3P_68
PL_DDR4_DQS5_N
IO_L22N_T3U_N7_DBC_AD0N_68
PL_DDR4_DQS5_P
IO_L22P_T3U_N6_DBC_AD0P_68
PL_DDR4_DQS6_N
IO_L10N_T1U_N7_QBC_AD4N_68
F13 G14 B13 B14 H17 H18 K15 L15 D10 D11 A10 B10 D9
Z7-A Z7-A Development Board User Manual
PL_DDR4_DQS6_P PL_DDR4_DQS7_N PL_DDR4_DQS7_P
PL_DDR4_DQ0 PL_DDR4_DQ1 PL_DDR4_DQ2 PL_DDR4_DQ3 PL_DDR4_DQ4 PL_DDR4_DQ5
PL_DDR4_DQ6 PL_DDR4_DQ7 PL_DDR4_DQ8 PL_DDR4_DQ9 PL_DDR4_DQ10 PL_DDR4_DQ11
PL_DDR4_DQ12 PL_DDR4_DQ13 PL_DDR4_DQ14 PL_DDR4_DQ15 PL_DDR4_DQ16 PL_DDR4_DQ17
PL_DDR4_DQ18 PL_DDR4_DQ19 PL_DDR4_DQ20 PL_DDR4_DQ21 PL_DDR4_DQ22 PL_DDR4_DQ23
PL_DDR4_DQ24 PL_DDR4_DQ25 PL_DDR4_DQ26 PL_DDR4_DQ27 PL_DDR4_DQ28 PL_DDR4_DQ29
PL_DDR4_DQ30 PL_DDR4_DQ31 PL_DDR4_DQ32 PL_DDR4_DQ33
IO_L10P_T1U_N6_QBC_AD4P_68 IO_L4N_T0U_N7_DBC_AD7N_68 IO_L4P_T0U_N6_DBC_AD7P_68
IO_L9N_T1L_N5_AD12N_67 IO_L11P_T1U_N8_GC_67 IO_L8P_T1L_N2_AD5P_67
IO_L12N_T1U_N11_GC_67
IO_L9P_T1L_N4_AD12P_67 IO_L11N_T1U_N9_GC_67 IO_L12P_T1U_N10_GC_67
IO_L8N_T1L_N3_AD5N_67
IO_L2P_T0L_N2_67 IO_L6P_T0U_N10_AD6P_67 IO_L3P_T0L_N4_AD15P_67
IO_L5P_T0U_N8_AD14P_67
IO_L2N_T0L_N3_67 IO_L5N_T0U_N9_AD14N_67 IO_L3N_T0L_N5_AD15N_67
IO_L6N_T0U_N11_AD6N_67 IO_L15P_T2L_N4_AD11P_67 IO_L18P_T2U_N10_AD2P_67
IO_L17P_T2U_N8_AD10P_67 IO_L18N_T2U_N11_AD2N_67 IO_L15N_T2L_N5_AD11N_67
IO_L14N_T2L_N3_GC_67 IO_L17N_T2U_N9_AD10N_67
IO_L14P_T2L_N2_GC_67 IO_L24N_T3U_N11_67 IO_L21N_T3L_N5_AD8N_67
IO_L23P_T3U_N8_67 IO_L21P_T3L_N4_AD8P_67 IO_L24P_T3U_N10_67
IO_L20P_T3L_N2_AD1P_67 IO_L23N_T3U_N9_67 IO_L20N_T3L_N3_AD1N_67
IO_L18N_T2U_N11_AD2N_68 IO_L17P_T2U_N8_AD10P_68
1.0 13/54
E9 J11 K12 E17 D15 D17 E14 E18 D14 E15 C17 B16 C13 A15 A13 B15 A12 A14 C12 H19
H16 G18 G16 G19 F15 F18 G15 L16 J17 K19 K17 L17 J16 K18 J15 C11 F12
PL_DDR4_DQ34 PL_DDR4_DQ35 PL_DDR4_DQ36 PL_DDR4_DQ37 PL_DDR4_DQ38 PL_DDR4_DQ39 PL_DDR4_DQ40 PL_DDR4_DQ41 PL_DDR4_DQ42 PL_DDR4_DQ43 PL_DDR4_DQ44 PL_DDR4_DQ45 PL_DDR4_DQ46 PL_DDR4_DQ47 PL_DDR4_DQ48 PL_DDR4_DQ49 PL_DDR4_DQ50 PL_DDR4_DQ51 PL_DDR4_DQ52 PL_DDR4_DQ53 PL_DDR4_DQ54 PL_DDR4_DQ55 PL_DDR4_DQ56 PL_DDR4_DQ57 PL_DDR4_DQ58 PL_DDR4_DQ59 PL_DDR4_DQ60 PL_DDR4_DQ61 PL_DDR4_DQ62 PL_DDR4_DQ63 PL_DDR4_DM0 PL_DDR4_DM1 PL_DDR4_DM2 PL_DDR4_DM3 PL_DDR4_DM4 PL_DDR4_DM5 PL_DDR4_DM6
Z7-A Z7-A Development Board User Manual
IO_L17N_T2U_N9_AD10N_68 IO_L14P_T2L_N2_GC_68
IO_L18P_T2U_N10_AD2P_68 IO_L15N_T2L_N5_AD11N_68 IO_L15P_T2L_N4_AD11P_68
IO_L14N_T2L_N3_GC_68 IO_L20N_T3L_N3_AD1N_68 IO_L21N_T3L_N5_AD8N_68
IO_L20P_T3L_N2_AD1P_68
IO_L23N_T3U_N9_68 IO_L24P_T3U_N10_68 IO_L21P_T3L_N4_AD8P_68 IO_L24N_T3U_N11_68
IO_L23P_T3U_N8_68 IO_L12P_T1U_N10_GC_68 IO_L9P_T1L_N4_AD12P_68
IO_L8N_T1L_N3_AD5N_68 IO_L9N_T1L_N5_AD12N_68 IO_L12N_T1U_N11_GC_68
IO_L11P_T1U_N8_GC_68 IO_L8P_T1L_N2_AD5P_68 IO_L11N_T1U_N9_GC_68
IO_L5N_T0U_N9_AD14N_68 IO_L6N_T0U_N11_AD6N_68 IO_L5P_T0U_N8_AD14P_68
IO_L2P_T0L_N2_68 IO_L6P_T0U_N10_AD6P_68 IO_L3P_T0L_N4_AD15P_68
IO_L2N_T0L_N3_68 IO_L3N_T0L_N5_AD15N_68 IO_L7P_T1L_N0_QBC_AD13P_67
IO_L1P_T0L_N0_DBC_67 IO_L13P_T2L_N0_GC_QBC_67 IO_L19P_T3L_N0_DBC_AD9P_67
IO_L13P_T2L_N0_GC_QBC_68 IO_L19P_T3L_N0_DBC_AD9P_68 IO_L7P_T1L_N0_QBC_AD13P_68
1.0 14/54
E12 F11 D12 H12 H13 E10 B8 A6 B9 A7 B11 B6 A11 A8 G10 F8 C8 E8 F10 H9 C9 G9
J14 K13 K14 K10 L14 L12 J10 L11 D16 A17 F17 L20 H11 C7 F7
PL_DDR4_DM7 PL_DDR4_A0 PL_DDR4_A1 PL_DDR4_A2 PL_DDR4_A3 PL_DDR4_A4 PL_DDR4_A5
PL_DDR4_A6 PL_DDR4_A7 PL_DDR4_A8 PL_DDR4_A9 PL_DDR4_A10 PL_DDR4_A11
PL_DDR4_A12 PL_DDR4_A13 PL_DDR4_ODT
PL_DDR4_RAS_B PL_DDR4_RST PL_DDR4_WE_B
PL_DDR4_ACT_B PL_DDR4_BA0 PL_DDR4_BA1 PL_DDR4_BG0
PL_DDR4_CAS_B PL_DDR4_CKE PL_DDR4_CS_B
PL_DDR4_CLK_N PL_DDR4_CLK_P
Z7-A Z7-A Development Board User Manual
IO_L1P_T0L_N0_DBC_68 IO_L10P_T1U_N6_QBC_AD4P_66
IO_L6P_T0U_N10_AD6P_66 IO_L10N_T1U_N7_QBC_AD4N_66
IO_L5N_T0U_N9_AD14N_66 IO_L11N_T1U_N9_GC_66
IO_L3N_T0L_N5_AD15N_66 IO_L14N_T2L_N3_GC_66
IO_L4P_T0U_N6_DBC_AD7P_66 IO_L17N_T2U_N9_AD10N_66 IO_L6N_T0U_N11_AD6N_66
IO_L11P_T1U_N8_GC_66 IO_L5P_T0U_N8_AD14P_66 IO_L9N_T1L_N5_AD12N_66
IO_L4N_T0U_N7_DBC_AD7N_66 IO_L16P_T2U_N6_QBC_AD3P_66 IO_L8P_T1L_N2_AD5P_66
IO_L14P_T2L_N2_GC_66 IO_L15N_T2L_N5_AD11N_66 IO_L16N_T2U_N7_QBC_AD3N_66
IO_L7N_T1L_N1_QBC_AD13N_66
IO_L3P_T0L_N4_AD15P_66 IO_L7P_T1L_N0_QBC_AD13P_66
IO_L8N_T1L_N3_AD5N_66 IO_L15P_T2L_N4_AD11P_66 IO_L9P_T1L_N4_AD12P_66
IO_L13N_T2L_N1_GC_QBC_66 IO_L13P_T2L_N0_GC_QBC_66
1.0 15/54
M13 AK8 AM9 AL8 AM10 AK10 AP11 AJ11 AN9 AG10 AM8 AJ10 AM11 AL12 AN8 AG9 AL11
AH11 AH13 AH9 AL13 AN11 AK13 AL10 AG13 AK12 AJ12 AH12
() QSPI Flash ACU7EVB 2 256MBit Quad-SPI FLASH 8
FLASH MT25QU256ABA1EW9 1.8V CMOS QSPI FLASH FPGA
Z7-A Z7-A Development Board User Manual
1.0 16/54
bit ARM QSPI FLASH
2-4-1
U2,U3
MT25QU256ABA1EW9
256M bit
2-4-1 QSPI Flash
Micron
QSPI FLASH ZYNQ PS BANK500 GPIO PS GPIO QSPI FLASH 4-1 QSPI Flash
MIO0_QSPI0_SCLK MIO1_QSPI0_IO1 MIO2_QSPI0_IO2 MIO3_QSPI0_IO3 MIO4_QSPI0_IO0 MIO5_QSPI0_SS_B MIO10_QSPI1_IO2 MIO11_QSPI1_IO3
2-4-1 QSPI Flash
PS_MIO0_500 PS_MIO1_500 PS_MIO2_500 PS_MIO3_500 PS_MIO4_500 PS_MIO5_500
PS_MIO10_500 PS_MIO11_500
A24 C24 B24 E25 A25 D25 F26 B26
Z7-A Z7-A Development Board User Manual
MIO12_QSPI1_SCLK MIO7_QSPI1_SS_B MIO8_QSPI1_IO0 MIO9_QSPI1_IO1
PS_MIO12_500 PS_MIO7_500 PS_MIO8_500 PS_MIO9_500
1.0 17/54
C27 B25 D26 C26
() eMMC Flash ACU7EVB 8GB eMMC FLASH
MTFC32GAPALBH-IT JEDEC e-MMC V5.0 HS-MMC 1.8V
3.3VeMMC FLASH ZYNQ 8bit eMMC FLASH
ZYNQ ARM
eMMC FLASH 2-5-1
U8
MTFC8GAKAJCN-4M
8G Byte
Micron
2-5-1 eMMC Flash
eMMC FLASH ZYNQ UltraScale+ PS BANK500 GPIO PS GPIO EMMC 2-5-1 eMMC Flash
2-5-1 eMMC Flash
Z7-A Z7-A Development Board User Manual
MMC_CCLK MMC_CMD MMC_DAT0 MMC_DAT1 MMC_DAT2 MMC_DAT3 MMC_DAT4 MMC_DAT5 MMC_DAT6 MMC_DAT7 MMC_RSTN
PS_MIO22_500 PS_MIO21_500 PS_MIO13_500 PS_MIO14_500 PS_MIO15_500 PS_MIO16_500 PS_MIO17_500 PS_MIO18_500 PS_MIO19_500 PS_MIO20_500 PS_MIO23_500
1.0 18/54
F28 C28 D27 A27 E27 A28 C29 F27 B28 E29 B29
() PS , PL RTC PS PL
2-6-1
2-6-1 PS RTC
Y1 PS 32.768KHz ZYNQ BANK503 PS_PADI_503 PS_PADO_503 2-6-2
2-6-2 RTC
Z7-A Z7-A Development Board User Manual
1.0 19/54
PS_PADI_503 PS_PADO_503
M25 L25
PS X1 PS 33.333MHz ZYNQ
BANK503 PS_REF_CLK_503 2-6-3
2-6-3 PS
PS_REF_CLK
R24
PL
200MHz PL DDR4 PL BANK64 (MRCC) FPGA DDR4 2-6-4
2-6-4 PL
Z7-A Z7-A Development Board User Manual
1.0 20/54
PL
PL_CLK0_P
AJ9
PL_CLK0_N
AK9
()
ACU7EVB +12V 2
MYMGM1R824ELA5RP 50A XCZU7EV 0.85V,
BANK28BANK64BANK65 LDO 1.8V LDO
IO BANK 1.8V
PMIC TPS6508640 XCZU7EV TPS6508640
Z7-A Z7-A Development Board User Manual
1.0 21/54
()
Z7-A Z7-A Development Board User Manual
1.0 22/54
Top View
() 4 4 120Pin J29~J32
AXK5A2137YG AXK6A2337YG
J29
J29 +12V BANK28,BANK87,BANK88 IO MIOBANK87,88
3.3VBANK28 1.8VPS MIO 1.8V
J29 1 3 5 7 9 11 13 15 17
+12V +12V +12V +12V +12V +12V GND
B88_L2_N B88_L2_P
B1 C1
J29 2 4 6 8 10 12 14 16 18
+12V +12V +12V +12V +12V +12V GND
B88_L1_N B88_L1_P
D1 E1
Z7-A Z7-A Development Board User Manual
1.0 23/54
19
GND
21
B88_L5_N
C2
23
B88_L5_P
D2
25
B88_L8_N
D4
27
B88_L8_P
E4
29
GND
31
B88_L7_N
B4
33
B88_L7_P
C4
35
B88_L9_N
F4
37
B88_L9_P
F5
39
GND
41
B88_L11_N
D5
43
B88_L11_P
D6
45
B87_L9_N
J6
47
B87_L9_P
J7
49
GND
20
GND
22
B88_L4_N
E2
24
B88_L4_P
E3
26
B88_L3_N
A2
28
B88_L3_P
A3
30
GND
32
B88_L6_N
B3
34
B88_L6_P
C3
36
B88_L10_N
A5
38
B88_L10_P
B5
40
GND
42
B88_L12_N
E5
44
B88_L12_P
F6
46
B87_L10_N
G6
48
B87_L10_P
H6
50
GND
51
B87_L11_N
G7
53
B87_L11_P
H7
55
B87_L5_N
M8
57
B87_L5_P
M9
59
GND
61
B87_L8_N
J9
63
B87_L8_P
K9
65
B87_L2_N
N8
67
B87_L2_P
N9
69
GND
71
B87_L4_N
M11
73
B87_L4_P
N11
75
B28_L20_N
C19
77
B28_L20_P
C18
79
GND
81
B28_L19_N
A19
83
B28_L19_P
A18
85
B28_L21_N
A21
87
B28_L21_P
A20
89
GND
91
B28_L24_N
B21
52
B87_L3_N
M12
54
B87_L3_P
N13
56
B87_L12_N
G8
58
B87_L12_P
H8
60
GND
62
B87_L7_N
K8
64
B87_L7_P
L8
66
B87_L6_N
L10
68
B87_L6_P
M10
70
GND
72
B28_L7_N
D19
74
B28_L7_P
E19
76
B28_L9_N
D21
78
B28_L9_P
D20
80
GND
82
B28_L10_N
F20
84
B28_L10_P
G20
86
B28_L22_N
B19
88
B28_L22_P
B18
90
GND
92
B28_L15_N
C22
Z7-A Z7-A Development Board User Manual
1.0 24/54
93
B28_L24_P
B20
95
B28_L23_N
A23
97
B28_L23_P
A22
99
GND
101
PS_MIO43
E30
103
PS_MIO26
A29
105
PS_MIO27
A30
107
PS_MIO31
B30
109
PS_MIO40
D31
111
PS_MIO44
E32
113
PS_MIO39
D30
115
PS_MIO33
B33
117
PS_MIO41
D32
119
PS_MIO28
A31
94
B28_L15_P
C21
96
B28_L17_N
C23
98
B28_L17_P
D22
100
GND
102
–
–
104
PS_MIO32
B31
106
PS_MIO35
C31
108
PS_MIO36
C32
110
PS_MIO37
C33
112
PS_MIO29
A32
114
PS_MIO30
A33
116
PS_MIO34
B34
118
PS_MIO42
D34
120
PS_MIO38
C34
J30
J30 BANK505 MGT PS MIO BANK28BANK28
1.8VPS MIO 1.8V
J30 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33
B28_L16_P B28_L16_N
GND B28_L11_N B28_L11_P B28_L13_P B28_L13_N
GND B28_L12_N B28_L12_P B28_L3_P B28_L3_N
GND B28_L8_P B28_L8_N
E24 D24
E22 F22 F23 E23
F21 G21 J21 J22
H21 H22
J30 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34
SD_D2 SD_D3 GND SD_CMD SD_D0 SD_D1 SD_CLK GND SD_CD
USB_STP USB_DIR
GND USB_CLK USB_NXT USB_DATA0 USB_DATA1
F31 F32
F33 E34 F30 F34
E33
H31 G30
G29 G33 G34 H29
Z7-A Z7-A Development Board User Manual
1.0 25/54
35
GND
36
37
B28_L18_N
G26
38
39
B28_L18_P
G25
40
41
B28_L14_N
G24
42
43
B28_L14_P
G23
44
45
GND
46
47
48
49
50
51
52
53
54
55
GND
56
57
58
59
60
61
PS_POR_B
M24
62
63
FPGA_DONE
N24
64
65
GND
66
GND
USB_DATA2
G31
USB_DATA3
H32
USB_DATA4
H33
USB_DATA5
H34
GND
USB_DATA6
J29
USB_DATA7
J30
PHY1_TXD0
J32
PHY1_TXD1
J34
GND
PHY1_TXD2
K28
PHY1_TXD3
K29
PHY1_TXCK
J31
PHY1_TXCTL
K30
GND
67
PS_MODE3
K25
68
PHY1_RXD3
L29
69
PS_MODE2
K26
70
PHY1_RXD2
K34
71
PS_MODE1
J26
72
PHY1_RXD1
K33
73
PS_MODE0
H27
74
PHY1_RXD0
K32
75
GND
76
GND
77
FPGA_TCK
K27
78
PHY1_RXCTL
L30
79
FPGA_TDI
J27
80
PHY1_RXCK
K31
81
FPGA_TMS
H28
82
PHY1_MDC
L33
83
FPGA_TDO
G28
84
PHY1_MDIO
L34
85
GND
86
GND
87
505_RX3_N
N34
88
505_TX3_N
N30
89
505_RX3_P
N33
90
505_TX3_P
N29
91
GND
92
GND
93
505_RX2_N
R34
94
505_TX2_N
P32
95
505_RX2_P
R33
96
505_TX2_P
P31
97
GND
98
GND
99
505_RX1_N
T32
100
505_TX1_N
R30
101
505_RX1_P
T31
102
505_TX1_P
R29
103
GND
104
GND
105
505_RX0_N
U34
106
505_TX0_N
U30
107
505_RX0_P
U33
108
505_TX0_P
U29
Z7-A Z7-A Development Board User Manual
1.0 26/54
109
GND
110
111
505_CLK0_N
T28
112
113
505_CLK0_P
T27
114
115
GND
116
117
505_CLK2_N
M28
118
119
505_CLK2_P
M27
120
GND 505_CLK1_N 505_CLK1_P
GND 505_CLK3_N 505_CLK3_P
P28 P27
M32 M31
J31
J31 BANK64,BANK65 IOBANK64,65 +1.8V
J31 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
POWER_SW B65_L24_N B65_L24_P B65_L13_N B65_L13_P
GND B65_L8_N B65_L8_P B65_L12_N B65_L12_P
GND B65_L5_N B65_L5_P B65_L10_N B65_L10_P
GND B65_L14_N B65_L14_P B65_L19_N B65_L19_P
GND B65_L15_N B65_L15_P B65_L20_N B65_L20_P
AA20 AA19 AH23 AH22
AL23 AL22 AJ22 AJ21
AP23 AN22 AK23 AK22
AH21 AG21 AE19 AE18
AG20 AG19 AC19 AB19
J31 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
VBAT_IN B65_L2_N B65_L2_P B65_L18_N B65_L18_P
GND B65_L16_N B65_L16_P B65_L3_N B65_L3_P
GND B65_L7_N B65_L7_P B65_L21_N B65_L21_P
GND B65_L6_N B65_L6_P B65_L17_N B65_L17_P
GND B65_L4_N B65_L4_P B65_L11_N B65_L11_P
Y23 AN19
AM19 AE24 AE23
AG23 AF23 AP22 AP21
AL21 AL20 AE20 AD20
AN23 AM23 AF22 AF21
AN21 AM21 AK20 AJ20
Z7-A Z7-A Development Board User Manual
1.0 27/54
51
GND
52
GND
53
B65_L23_N
AD19
54
B65_L1_N
AP20
55
B65_L23_P
AC18
56
B65_L1_P
AP19
57
B65_L22_N
AB18
58
B65_L9_N
AK19
59
B65_L22_P
AA18
60
B65_L9_P
AJ19
61
GND
62
GND
63
B64_L1_P
AP18
64
B64_L9_P
AK18
65
B64_L1_N
AP17
66
B64_L9_N
AL18
67
B64_L6_P
AN17
68
B64_L14_P
AF18
69
B64_L6_N
AN16
70
B64_L14_N
AG18
71
GND
72
GND
73
B64_L5_P
AP16
74
B64_L11_P
AJ17
75
B64_L5_N
AP15
76
B64_L11_N
AK17
77
B64_L3_P
AM18
78
B64_L4_P
AM14
79
B64_L3_N
AN18
80
B64_L4_N
AN14
81
GND
82
GND
83
B64_L24_P
AD17
84
B64_L2_P
AN13
85
B64_L24_N
AD16
86
B64_L2_N
AP13
87
B64_L21_P
AB16
88
B64_L8_P
AL16
89
B64_L21_N
AB15
90
B64_L8_N
AL15
91
GND
92
GND
93
B64_L7_P
AM16
94
B64_L12_P
AJ16
95
B64_L7_N
AM15
96
B64_L12_N
AJ15
97
B64_L10_P
AK15
98
B64_L16_P
AH14
99
B64_L10_N
AK14
100
B64_L16_N
AJ14
101
GND
102
GND
103
B64_L20_P
AC17
104
B64_L15_P
AE17
105
B64_L20_N
AC16
106
B64_L15_N
AF17
107
B64_L18_P
AG15
108
B64_L17_P
AF16
109
B64_L18_N
AG14
110
B64_L17_N
AF15
111
GND
112
GND
113
B64_L22_P
AA16
114
B64_L19_P
AD15
115
B64_L22_N
AA15
116
B64_L19_N
AE15
117
B64_L13_P
AH18
118
B64_L23_P
AA14
119
B64_L13_N
AH17
120
B64_L23_N
AB14
Z7-A Z7-A Development Board User Manual
J32
1.0 28/54
J32 BANK223224225226
J32 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65
223_RX0_P 223_RX0_N
GND 223_RX1_P 223_RX1_N
GND 223_RX2_P 223_RX2_N
GND 223_RX3_P 223_RX3_N
GND 223_CLK1_P 223_CLK1_N
GND 224_RX0_P 224_RX0_N
GND 224_RX1_P 224_RX1_N
GND 224_RX2_P 224_RX2_N
GND 224_RX3_P 224_RX3_N
GND 224_CLK1_P 224_CLK1_N
GND 225_CLK1_P 225_CLK1_N
GND
AP4 AP3
AN2 AN1
AL2 AL1
AK4 AK3
AC10 AC9
AJ2 AJ1
AG2 AG1
AF4 AF3
AE2 AE1
AA10 AA9
W10 W9
J32 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66
223_TX0_P 223_TX0_N
GND 223_TX1_P 223_TX1_N
GND 223_TX2_P 223_TX2_N
GND 223_TX3_P 223_TX3_N
GND 223_CLK0_P 223_CLK0_N
GND 224_TX0_P 224_TX0_N
GND 224_TX1_P 224_TX1_N
GND 224_TX2_P 224_TX2_N
GND 224_TX3_P 224_TX3_N
GND 224_CLK0_P 224_CLK0_N
GND 225_CLK0_P 225_CLK0_N
GND
AN6 AN5
AM4 AM3
AL6 AL5
AJ6 AJ5
AD8 AD7
AH4 AH3
AG6 AG5
AE6 AE5
AD4 AD3
AB8 AB7
Y8 Y7
Z7-A Z7-A Development Board User Manual
1.0 29/54
67
225_RX1_P
AB4
68
225_RX0_P
AC2
69
225_RX1_N
AB3
70
225_RX0_N
AC1
71
GND
72
GND
73
225_TX1_P
AA6
74
225_TX0_P
AC6
75
225_TX1_N
AA5
76
225_TX0_N
AC5
77
GND
78
GND
79
225_RX2_P
AA2
80
225_RX3_P
W2
81
225_RX2_N
AA1
82
225_RX3_N
W1
83
GND
84
GND
85
225_TX2_P
Y4
86
225_TX3_P
W6
87
225_TX2_N
Y3
88
225_TX3_N
W5
89
GND
90
GND
91
226_CLK0_P
V8
92
226_CLK1_P
U10
93
226_CLK0_N
V7
94
226_CLK1_N
U9
95
GND
96
GND
97
226_RX3_P
P4
98
226_TX3_P
N6
99
226_RX3_N
P3
100
226_TX3_N
N5
101
GND
102
GND
103
226_RX2_P
R2
104
226_TX2_P
R6
105
226_RX2_N
R1
106
226_TX2_N
R5
107
GND
108
GND
109
226_RX1_P
U2
110
226_TX1_P
T4
111
226_RX1_N
U1
112
226_TX1_N
T3
113
GND
114
GND
115
226_RX0_P
V4
116
226_TX0_P
U6
117
226_RX0_N
V3
118
226_TX0_N
U5
119
GND
120
GND
()
Z7-A Z7-A Development Board User Manual
1.0 30/54
1 M.2
1 DP
1 USB3.0 Type-C
1
1 BASE-T1
1 USB Uart
1 Micro SD
1 QSFP+
2 CANFD
1 FMC
1 14
1 40PIN FPC
JTAG
1
1 EEPROM
2 LED
2
() M.2
Z7-A Z7-A Development Board User Manual
1.0 31/54
Z7-A PCIE x4 M.2 M.2 SSD
6GbpsM.2 M key PCI-E, SATA SSD
PCIE SSD
PCIE ZU7EV BANK223 PL MGT 4 TX RX
MGT 4 LANEPCIE Si5332 100Mhz, M.2
3-3-1 :
3-3-1 M.2
M.2 ZYNQ
PCIE_TX0_P PCIE_TX0_N PCIE_RX0_P PCIE_RX0_N PCIE_TX1_P PCIE_TX1_N PCIE_RX1_P
PCIE_RX1_N PCIE_TX2_P PCIE_TX2_N PCIE_RX2_P
223_TX0_P 223_TX0_N 223_RX0_P 223_RX0_N 223_TX1_P 223_TX1_N 223_RX1_P 223_RX1_N 223_TX2_P 223_TX2_N 223_RX2_P
AN6 AN5 AP4 AP3 AM4 AM3 AN2 AN1 AL6 AL5 AL2
PCIE 0 PCIE 0 PCIE 0 PCIE 0 PCIE 1 PCIE 1 PCIE 1 PCIE 1 PCIE 2 PCIE 2 PCIE 2
PCIE_RX2_N PCIE_TX3_P PCIE_TX3_N PCIE_RX3_P PCIE_RX3_N PCIE_RST_N PCIE_REFCLK_P PCIE_REFCLK_N
Z7-A Z7-A Development Board User Manual
223_RX2_N 223_TX3_P 223_TX3_N 223_RX3_P 223_RX3_N B88_L3_N 223_CLK0_P 223_CLK0_N
AL1 AJ6 AJ5 AK4 AK3 A2 AD8 AD7
1.0 32/54
PCIE 2 PCIE 3 PCIE 3 PCIE 3 PCIE 3
PCIE PCIE PCIE
() DP Z7-A 1 mini DisplayPort VESA
DisplayPort V1.2a 4K x 2K@30Fps Y-only, YCbCr444, YCbCr422, YCbCr420 RGB 6, 8,
10, 12
DisplayPort ZU7EV BANK505 PS MGT MGT LANE2 LANE3 TX DP DisplayPort PS MIO DP
3-4-1 :
3-4-1 DP
DisplayPort ZYNQ
ZYNQ
ZYNQ
GT0_DP_TX_N GT0_DP_TX_P GT1_DP_TX_N GT1_DP_TX_P 505_DP_CLKN 505_DP_CLKP
DP_AUX_OUT_MIO27 DP_AUX_IN_MIO30 DP_OE_MIO29 DP_HPD_MIO28
() USB3.0
Z7-A Z7-A Development Board User Manual
505_TX3_N 505_TX3_P 505_TX2_N 505_TX2_P 505_CLK2_N 505_CLK2_P PS_MIO27 PS_MIO30 PS_MIO29 PS_MIO28
N30 N29 P32 P31 M28 M27 A30 A33 A32 A31
1.0 33/54
DP DP DP DP
DP DP DP DP DP DP
Z7-A 1 USB3.0 TYPE C HOSTSLAVEOTG
5.0Gb/sUSB3.0 PIPE3 USB2.0 ULPI USB3320C
USB3.0 USB2.0 USB3.0 3-5-1
USB
USB_SSTXN USB_SSTXP USB_SSRXN USB_SSRXP
3-5-1 USB3.0
505_TX1_N 505_TX1_P 505_RX1_N 505_RX1_P
R30 R29 T32 T31
USB3.0 USB3.0 USB3.0 USB3.0
USB_DATA0 USB_DATA1 USB_DATA2 USB_DATA3 USB_DATA4 USB_DATA5 USB_DATA6
USB_DATA7
USB_STP USB_DIR USB_CLK USB_NXT USB_RESET_N PS_IIC0_SCL PS_IIC0_SDA
Z7-A Z7-A Development Board User Manual
PS_MIO56
G34
PS_MIO57
H29
PS_MIO54
G31
PS_MIO59
H32
PS_MIO60
H33
PS_MIO61
H34
PS_MIO62
J29
PS_MIO63
J30
PS_MIO58
H31
PS_MIO53
G30
PS_MIO52
G29
PS_MIO55
G33
PS_MIO32
B31
PS_MIO34
B34
PS_MIO35
C31
1.0 34/54
USB2.0 Bit0 USB2.0 Bit1 USB2.0 Bit2 USB2.0 Bit3 USB2.0 Bit4 USB2.0 Bit5 USB2.0
Bit6 USB2.0 Bit7 USB2.0 USB2.0 USB2.0 USB2.0 USB2.0
I2C I2C
()
Z7-A 1 PS
GPHY JL2121-N040IPS PHY
ZYNQ PS BANK502 GPIO JL2121 10/100/1000 Mbps
RGMII Zynq7000 MAC JL2121D DI/MDX
Master/Slave MDIO PHY
JL2121 IO 8-1 GPHY
Pin
RXD3_ADR0 RXC_ADR1 RXCTL_ADR2
MDIO/MDC PHY
PHY Address 001
RXD1_TXDLY
TX 2ns
RXD0_RXDLY
RX 2ns
8-1PHY
ZYNQ PHY JL2121 RGMII
125Mhz
Z7-A Z7-A Development Board User Manual
1.0 35/54
ZYNQ PHY JL2121 RMII
25Mhz
3-6-1 ZYNQ PHY1 :
3-6-1 ZYNQ GPHY PS
PHY1_TXCK
PHY1_TXCK
J31
PHY1_TXD0
PHY1_TXD0
J32
PHY1_TXD1
PHY1_TXD1
J34
PHY1_TXD2
PHY1_TXD2
K28
PHY1_TXD3
PHY1_TXD3
K29
PHY1_TXCTL
PHY1_TXCTL
K30
PHY1_RXCK
PHY1_RXCK
K31
PHY1_RXD0
PHY1_RXD0
K32
PHY1_RXD1
PHY1_RXD1
K33
PHY1_RXD2
PHY1_RXD2
K34
PHY1_RXD3
PHY1_RXD3
L29
PHY1_RXCTL
PHY1_RXCTL
L30
PHY1_MDC
PHY1_MDC
L33
PHY1_MDIO
PHY1_MDIO
L34
1RGMII 1 bit 1 bit1 1 bit2 1 bit3
1 1RGMII 1 Bit0 1 Bit1 1 Bit2 1 Bit3 1 1MDIO 1MDIO
() BASE-T1
Z7-A Z7-A Development Board User Manual
1.0 36/54
Z7-A 1 PL 1000BASE_T1
GPHY JL3113A1-NAPL
PHY ZYNQ PL BANK28 GPIO JL3113A1-NA
1Gbps 100Mbps RGMII/SGMII PTP
1ms SGMII RGMIIIEEE 1588v1/v2 802.1AS
EMC/EMI
ESD AEC-Q100
3-6-2 ZYNQ PHY :
PL 1000BASE_T1
PHY2_TXCK
B28_L3_P
PHY2_TXD0
B28_L8_P
PHY2_TXD1
B28_L8_N
PHY2_TXD2
B28_L18_N
PHY2_TXD3
B28_L18_P
PHY2_TXCTL
B28_L3_N
PHY2_RXCK
B28_L12_P
PHY2_RXD0
B28_L13_N
J21 H21 H22 G26 G25 J22 G21 E23
2RGMII 2 bit 2 bit1 2 bit2 2 bit3
2 2RGMII 2 Bit0
PHY2_RXD1 PHY2_RXD2 PHY2_RXD3 PHY2_RXCTL PHY2_MDC PHY2_MDIO PHY2_WAKE PHY2_RSTN
Z7-A Z7-A Development Board User Manual
B28_L13_P
F23
B28_L11_P
F22
B28_L11_N
E22
B28_L12_N
F21
B28_L14_P
G23
B28_L14_N
G24
B28_L16_P
E24
B28_L16_N
D24
1.0 37/54
2 Bit1 2 Bit2 2 Bit3 2 2MDIO 2MDIO 2
2
() USB Uart Z7-A 1 PS Uart USB Silicon Labs
CP2102 USB-UAR , USB MINI USB USB PC USB USB Uart 3-7-1 :
3-7-1 USB
USB ZYNQ
PS_UART_RX
PS_MIO42
PS_UART_TX
PS_MIO43
D34 E30
PS Uart PS Uart
() Micro SD
Z7-A Z7-A Development Board User Manual
1.0 38/54
Micro SD SD ZU7EV
BOOT Linux ,
SDIO ZU7EV PS BANK501 IO 501 VCCIO 1.8V SD
3.3V, TXS02612 ZU7EV PS SD
3-8-1
SD SD_CLK SD_CD SD_D0 SD_D1 SD_D2 SD_D3 SD_CMD
SD_CLK SD_CD SD_D0 SD_D1 SD_D2 SD_D3 SD_CMD
3-8-1 SD
F34 E33 E34 F30 F31 F32 F33
SD SD SD Data0 SD Data1 SD Data2 SD Data3 SD
() QSFP+ Z7-A QSFP+ 4 4
4 40Gbps
Z7-A Z7-A Development Board User Manual
1.0 39/54
QSFP+ FPGA BANK224 GTX 4
TX RX GTX GTX 10Gbps 4
GTX 40GbpsBANK224 GTX 156.25M hz
QSFP+ 3-9-1 , FPGA
BANK88 BANK87
U15
x4
BANK224 x4 GTX
x4
x4
QSFP1_RX_P~QSFP4_RX_P QSFP1_RX_N~QSFP4_RX_N
QSFP1_TX_P~QSFP4_TX_P QSFP1_TX_N~QSFP4_TX_N
QSFP+
FPGA
BANK 8887
QSFP_MODSELL QSFP_RESETL QSFP_LPMODE QSFP_MODPRSL
QSFP_INTL
QSFP_SCL QSFP_SDA
3-9-1 QSFP+
QSFP+ FPGA
FPGA
QSFP1_TX_P
AD4
QSFP1_TX_N
AD3
QSFP2_TX_P
AE6
QSFP2_TX_N
AE5
QSFP3_TX_P
AG6
QSFP3_TX_N
AG5
QSFP4_TX_P
AH4
QSFP4_TX_N
AH3
QSFP1_RX_P
AE2
QSFP1_RX_N
AE1
QSFP+ Positive QSFP+ Negative QSFP+ Positive QSFP+ Negative QSFP+ Positive QSFP+ Negative QSFP+ Positive QSFP+ Negative QSFP+ Positive QSFP+ Negative
Z7-A Z7-A Development Board User Manual
1.0 40/54
QSFP2_RX_P QSFP2_RX_N QSFP3_RX_P QSFP3_RX_N QSFP4_RX_P QSFP4_RX_N QSFP_MODSELL
QSFP_RESETL QSFP_MODPRSL QSFP_INTL QSFP_LPMODE
QSFP_SCL QSFP_SDA
AF4 AF3 AG2 AG1 AJ2 AJ1 C1 D2 N8 N9 C2 F4 F5
QSFP+ Positive QSFP+ Negative QSFP+ Positive QSFP+ Negative QSFP+ Positive
QSFP+ Negative
I2C
I2C I2C
() CANFD Z7-A 2 CAN PL BANK87 BNK88 GPIO
CAN TJA1051T/3 CAN 3-10-1 PL CAN
3-10-1 PL CAN
CAN
CANFD1_TXD
B88_L11_N
D5
CAN1
CANFD1_RXD CANFD2_TXD CANFD2_RXD
Z7-A Z7-A Development Board User Manual
B88_L11_P
D6
B87_L9_N
J6
B87_L9_P
J7
1.0 41/54
CAN1 CAN2 CAN2
() FMC Z7-A FMC HPC XILINX FMC
HDMI AD FMC 55 IO 8 GTX FMC 55 ZYNQ Ultrascale+ BANK28, 64,65 IO 1.8V LVDS 8
GTX BANK225,226ZYNQ Ultrascale+ FMC 3-9-1
3-9-1 FMC
FMC
FMC_CLK0_N FMC_CLK0_P FMC_CLK1_N FMC_CLK1_P FMC_DP0_C2M_N
ZYNQ B64_L11_N B64_L11_P B64_L12_N B64_L12_P 225_TX1_N
ZYNQ AK17 AJ17 AJ15 AJ16 AA5
LA 1 LA 1 LA 2 LA 2 FMC 0
Z7-A Z7-A Development Board User Manual
1.0 42/54
FMC_DP0_C2M_P
225_TX1_P
AA6
FMC_DP0_M2C_N
225_RX1_N
AB3
FMC_DP0_M2C_P
225_RX1_P
AB4
FMC_DP1_C2M_N
225_TX2_N
Y3
FMC_DP1_C2M_P
225_TX2_P
Y4
FMC_DP1_M2C_N
225_RX2_N
AA1
FMC_DP1_M2C_P
225_RX2_P
AA2
FMC_DP2_C2M_N
225_TX0_N
AC5
FMC_DP2_C2M_P
225_TX0_P
AC6
FMC_DP2_M2C_N
225_RX0_N
AC1
FMC_DP2_M2C_P
225_RX0_P
AC2
FMC_DP3_C2M_N
225_TX3_N
W5
FMC_DP3_C2M_P
225_TX3_P
W6
FMC_DP3_M2C_N
225_RX3_N
W1
FMC_DP3_M2C_P
225_RX3_P
W2
FMC_DP4_C2M_N
226_TX2_N
R5
FMC 0 FMC 0 FMC 0 FMC 1 FMC 1 FMC 1 FMC 1 FMC 2 FMC 2 FMC 2 FMC 2 FMC 3 FMC 3 FMC 3 FMC 3 FMC 4
FMC_DP4_C2M_P FMC_DP4_M2C_N FMC_DP4_M2C_P FMC_DP5_C2M_N FMC_DP5_C2M_P
FMC_DP5_M2C_N FMC_DP5_M2C_P FMC_DP6_C2M_N FMC_DP6_C2M_P FMC_DP6_M2C_N
FMC_DP6_M2C_P FMC_DP7_C2M_N FMC_DP7_C2M_P FMC_DP7_M2C_N FMC_DP7_M2C_P
FMC_GBTCLK0_M2C_N FMC_GBTCLK0_M2C_P FMC_GBTCLK1_M2C_N FMC_GBTCLK1_M2C_P
FMC_HA00_N FMC_HA00_P
226_TX2_P 226_RX2_N 226_RX2_P 226_TX3_N 226_TX3_P 226_RX3_N 226_RX3_P 226_TX0_N 226_TX0_P 226_RX0_N 226_RX0_P 226_TX1_N 226_TX1_P 226_RX1_N 226_RX1_P 225_CLK0_N 225_CLK0_P 226_CLK0_N 226_CLK0_P B64_L8_N B64_L8_P
R6 R1 R2 N5 N6 P3 P4 U5 U6 V3 V4 T3 T4 U1 U2 Y7 Y8 V7 V8 AL15 AL16
FMC 4 FMC 4 FMC 4 FMC 5 FMC 5 FMC 5 FMC 5 FMC 6 FMC 6 FMC 6 FMC 6 FMC 7 FMC 7
FMC 7 FMC 7 FMC 0 FMC 0 FMC 1 FMC 1
HA 0 HA 0
FMC_HA01_N FMC_HA01_P FMC_HA02_N FMC_HA02_P FMC_HA03_N FMC_HA03_P FMC_HA04_N FMC_HA04_P FMC_HA05_N FMC_HA05_P FMC_HA06_N FMC_HA06_P FMC_HA07_N FMC_HA07_P FMC_HA08_N FMC_HA08_P FMC_HA09_N FMC_HA09_P FMC_HA10_N FMC_HA10_P FMC_HA11_N FMC_HA11_P FMC_HA12_N FMC_HA12_P FMC_HA13_N FMC_HA13_P FMC_HA14_N FMC_HA14_P FMC_HA15_N FMC_HA15_P FMC_HA16_N FMC_HA16_P FMC_HA17_CC_N FMC_HA17_CC_P FMC_LA00_CC_N FMC_LA00_CC_P FMC_LA01_CC_N
Z7-A Z7-A Development Board User Manual
1.0 43/54
B64_L24_N B64_L24_P B65_L18_N B65_L18_P B65_L13_N B65_L13_P B64_L6_P B64_L6_N B64_L9_N B64_L9_P B65_L24_N B65_L24_P B65_L2_N B65_L2_P B65_L3_N B65_L3_P
AD16 AD17 AE24 AE23 AH23 AH22 AN17 AN16 AL18 AK18 AA20 AA19 AN19 AM19 AP22 AP21
HA 1 HA 1 HA 2 HA 2 HA 3 HA 3 HA 4 HA 4 HA 5 HA 5 HA 6 HA 6 HA 7 HA 7 HA 8 HA 8
B65_L6_N B65_L6_P B64_L18_N B64_L18_P B65_L16_N B65_L16_P B28_L24_N B28_L24_P B28_L23_N B28_L23_P B28_L19_N B28_L19_P B28_L21_N B28_L21_P B28_L17_N B28_L17_P B28_L20_N B28_L20_P B65_L12_N B65_L12_P B65_L14_N
AN23 AM23 AG14 AG15 AG23 AF23
B21 B20 A23 A22 A19 A18 A21 A20 C23 D22 C19 C18 AJ22 AJ21 AH21
HA 9 HA 9 HA 10 HA 10 HA 11 HA 11 HA 12 HA 12 HA 13 HA 13 HA 14 HA 14 HA 15 HA 15 HA 16 HA 16 HA 17 HA 17 LA 0 LA 0 LA 1
FMC_LA01_CC_P FMC_LA02_N FMC_LA02_P FMC_LA03_N FMC_LA03_P FMC_LA04_N
FMC_LA04_P FMC_LA05_N FMC_LA05_P FMC_LA06_N FMC_LA06_P FMC_LA07_N FMC_LA07_P
FMC_LA08_N FMC_LA08_P FMC_LA09_N FMC_LA09_P FMC_LA10_N FMC_LA10_P FMC_LA11_N
FMC_LA11_P FMC_LA12_N FMC_LA12_P FMC_LA13_N FMC_LA13_P FMC_LA14_N FMC_LA14_P
FMC_LA15_N FMC_LA15_P FMC_LA16_N FMC_LA16_P
FMC_LA17_CC_N FMC_LA17_CC_P FMC_LA18_CC_N FMC_LA18_CC_P
FMC_LA19_N FMC_LA19_P
Z7-A Z7-A Development Board User Manual
1.0 44/54
B65_L14_P B65_L5_N B65_L5_P B65_L17_N B65_L17_P B65_L4_N B65_L4_P B65_L15_N B65_L15_P B65_L8_N B65_L8_P B65_L9_N B65_L9_P B65_L11_N B65_L11_P B65_L10_N
AG21 AP23 AN22 AF22 AF21 AN21 AM21 AG20 AG19 AL23 AL22 AK19 AJ19 AK20 AJ20 AK23
LA 1 LA 2 LA 2 LA 3 LA 3 LA 4 LA 4 LA 5 LA 5 LA 6 LA 6 LA 7 LA 7 LA 8 LA 8 LA 9
B65_L10_P B65_L1_N B65_L1_P B65_L20_N B65_L20_P B65_L7_N B65_L7_P B65_L21_N B65_L21_P B65_L19_N B65_L19_P B65_L22_N B65_L22_P B65_L23_N B65_L23_P B64_L14_N B64_L14_P B64_L13_N B64_L13_P B64_L7_N B64_L7_P
AK22 AP20 AP19 AC19 AB19 AL21 AL20 AE20 AD20 AE19 AE18 AB18 AA18 AD19 AC18 AG18 AF18 AH17 AH18 AM15 AM16
LA 9 LA 10 LA 10 LA 11 LA 11 LA 12 LA 12 LA 13 LA 13 LA 14 LA 14 LA 15 LA 15 LA 16 LA 16 LA 17 LA 17 LA 18 LA 18 LA 19 LA 19
FMC_LA20_N FMC_LA20_P FMC_LA21_N FMC_LA21_P FMC_LA22_N FMC_LA22_P FMC_LA23_N
FMC_LA23_P FMC_LA24_N FMC_LA24_P FMC_LA25_N FMC_LA25_P FMC_LA26_N FMC_LA26_P
FMC_LA27_N FMC_LA27_P FMC_LA28_N FMC_LA28_P FMC_LA29_N FMC_LA29_P FMC_LA30_N
FMC_LA30_P FMC_LA31_N FMC_LA31_P FMC_LA32_N FMC_LA32_P FMC_LA33_N FMC_LA33_P
FMC_PRSNT
FMC_SCL FMC_SDA
Z7-A Z7-A Development Board User Manual
B64_L15_N B64_L15_P B64_L5_N B64_L5_P B64_L4_N B64_L4_P B64_L3_N B64_L3_P B64_L16_N B64_L16_P B64_L10_N B64_L10_P B64_L1_N B64_L1_P B64_L2_N B64_L2_P B64_L17_N B64_L17_P B64_L19_N B64_L19_P B64_L22_N B64_L22_P B64_L20_N B64_L20_P B64_L21_N B64_L21_P B64_L23_N B64_L23_P B87_L4_P B88_L7_P B88_L7_N
AF17 AE17 AP15 AP16 AN14 AM14 AN18 AM18 AJ14 AH14 AK14 AK15 AP17 AP18 AP13
AN13 AF15 AF16 AE15 AD15 AA15 AA16 AC16 AC17 AB15 AB16 AB14 AA14 N11
C4 B4
1.0 45/54
LA 20 LA 20 LA 21 LA 21 LA 22 LA 22 LA 23 LA 23 LA 24 LA 24 LA 25 LA 25 LA 26
LA 26 LA 27 LA 27 LA 28 LA 28 LA 29 LA 29 LA 30 LA 30 LA 31 LA 31 LA 32 LA 32
LA 33 LA 33
FMC FMC I2C FMC I2C
() 14
Z7-A Z7-A Development Board User Manual
1.0 46/54
Z7-A 1 2.54mm 14 J93
8 SRV05 ESD 33R
BANK88 IO 3.3V
3-12-1 14
3-12-1 14 J4
8 3 4 5 6 7 8 9 10
IO1_1N IO1_1P IO1_2N IO1_2P IO1_4N IO1_4P IO1_5N IO1_5P
ZYNQ B88_L1_N B88_L1_P B88_L4_N B88_L4_P B88_L6_N B88_L6_P B88_L10_N B88_L10_P
ZYNQ D1 E1 E2 E3 B3 C3 A5 B5
() JTAG
Z7-A Z7-A Development Board User Manual
1.0 47/54
Z7-A JTAG ZYNQ UltraScale+
FLASH ZYNQ UltraScale+ JTAG
FPGA JTAG 3-13-1
3-13-1 JTAG
() 40PIN FPC Z7-A 40PIN FPC 7 AN7000 FPC
5 LVDS ZYNQ UltraScale+ LVDS ESD FPGA ZYNQ Ultrascale+ FPC 3-14-1
Z7-A Z7-A Development Board User Manual
1.0 48/54
3-14-1
40 FPC
J15
+12V
PIN1
GND
PIN3
+3.3V
PIN5
+3.3V
PIN7
GND
PIN9
GND
PIN11
LVDS_D0+
PIN13
LVDS_D1-
PIN15
GND
PIN17
LVDS_D2+
PIN19
LVDS_CLK-
PIN21
GND
PIN23
LVDS_D3+
PIN25
LCD_STBYB
PIN27
LCD_CSB
PIN29
LCD_SDO
PIN31
GND
PIN33
BANKLCD_P
PIN35
WM
12V
+12V
GND
3.3V
+3.3V
3.3V
+3.3V
GND
LVDS_D0-
LVDS 0
GND
LVDS 1 LVDS_D1+
LVDS_D2-
LVDS 2
GND
LVDS LVDS_CLK+
LVDS_D3-
LVDS 3
GND
LCD LCD_RESET
LCD
LCD_SCL
LCD SPI LCD_SDI
BANKLCD_EN
LCD PWM BANKLCD_SY
NC
J5 PIN2 PIN4 PIN6 PIN8 PIN10 PIN12 PIN14 PIN16 PIN18 PIN20 PIN22 PIN24 PIN26 PIN28 PIN30 PIN32 PIN34 PIN36
12V
3.3V 3.3V
LVDS 0
LVDS 1 LVDS 2
LVDS LVDS 3
LCD LCD SPI LCD SPI LCD LCD
BANKLCD_I NT
BANKLCD_S CL
PIN37 PIN39
Z7-A
Z7-A Development Board User Manual
LCD
LCD I2C
BANKLCD_SD A
GND
PIN38 PIN40
1.0 49/54
LCD I2C
() EEPROM Z7-A EEPROM 24LC04,4Kbit22568bit IIC
PS ON Semiconductor LM75LM75 0.5 EEPROM I2C ZYNQ UltraScale+ Bank501 MIO
3-14-1 EEPROM
3-14-1 EEPROM
EEPROM
PS_IIC0_SCL PS_IIC0_SDA
PS_MIO34 PS_MIO35
B34 C31
I2C I2C
() LED Z7-A 8 LED 1 1 DONE 1 PS
1 PL 4 LED 3-15-1
Z7-A Z7-A Development Board User Manual
1.0 50/54
3-15-1LED
LED PS_LED PL_LED
PS_MIO44 B87_L5_P
E32 M9
PS LED PL LED
() Z7-A 1 RESET 2
ZYNQ 1 PS MIO 1 PL IO 3-14-1
Z7-A Z7-A Development Board User Manual
1.0 51/54
3-14-1
ZYNQ PS_KEY PL_KEY
PS_MIO40 B87_L8_N
D31 J9
PS PL
() 4 SW1 ZYNQ Z7-A
4 4 JTAG , QSPI FLASH, EMMC SD2.0 ZU7EV PS_MODE0~3 SW1 SW1 3-15-1
SW1
123, 4 ONONONON
ONONOFF ,ON
MODE[3:0] 0000
0010
ONOFFONOFF
0101
ONOFF OFF ON
0110
3-15-1 SW1
PS JTAG QSPI FLASH
SD EMMC
Z7-A Z7-A Development Board User Manual
1.0 52/54
() Z7-A DC12V DC JACK PCIE
4 DC/DC ETA1471 +5V+3.3V+1.8VFMC_VADJ 3-14-1 :
3-16-1
+5.0V +1.8V +3.3V FMC_VADJ
USB USB2.0 USB2.0M.2, SDDPCANRS485
FMC
() ZU7EV
ZYNQ BANK87 IO PIN M8
Z7-A Z7-A Development Board User Manual
1.0 53/54
IO MOSFET IO
3-17-1 :
3-23-1
J9
()
Z7-A Z7-A Development Board User Manual
1.0 54/54
3-18-1 Top View
References
Read User Manual Online (PDF format)
Read User Manual Online (PDF format) >>