MICROCHIP ATA8510 Serial Peripheral Interface Command Sheet User Guide
- June 9, 2024
- MICROCHIP
Table of Contents
MICROCHIP ATA8510 Serial Peripheral Interface Command Sheet User Guide
Introduction
This user guide provides a summary of all Serial Peripheral Interface (SPI) commands available with the ATA8510 Ultra High Frequency (UHF) product family, including a detailed command description, the setup procedure, command coding, and descriptions of the available parameters. This document also includes the SPI timing calculation, which helps to ensure proper timing in the application. This document is applicable for the following products:
- ATA8510
- ATA8515
- ATA8210
- ATA8215
- ATA8710
Quick References
Reference Documentation
For further details, refer to the ATA8510/15 Industrial User’s Guide
(DS50003142).
Acronyms and Abbreviations
Table 1-1. Acronyms and Abbreviations
| Acronyms/Abbreviations | Description |
|---|---|
| EEPROM | Electrically Erasable Programmable Read-only Memory |
| FIFO | First-In First-Out |
| FW | Firmware |
| IRQ | Interrupt Request |
| ROM | Read-only Memory |
| RSSI | Received Signal Strength Indicator |
| RX | Receiver |
| SPI | Serial Peripheral Interface |
| SRAM | Static Random Access Memory |
| SCK | Serial Clock |
| SFIFO | Support First In First Out |
| TX | Transmitter |
| uC | Microcontroller |
| UHF | Ultra High Frequency |
SPI Commands Overview
Figure 2-1. SPI Commands
Read Fill Level RX FIFO
Host uC
ATA8510
| CMD [0x01] | 0x00 | 0x00 |
|---|---|---|
| events.system | events.events | data |
Requested information
System status
Not used from FW
Read Fill Level TX FIFO
Host uC
ATA8510
| CMD [0x02] | 0x00 | 0x00 |
|---|---|---|
| events.system | events.events | data |
Get Event Bytes
Host uC
ATA8510
| events. | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| system | SYS_ERR | CMD_RDY | SYS_RDY | AVCCLOW | LOWBATT | SFIFO | DFIFO_RX | DFIFO_TX |
| events | IDCHKA | WCOKA | SOTA | EOTA | IDCHKB | WCOKB | SOTB | EOTB |
| power | PWRON | – | NPWRON6 | NPWRON5 | NPWRON4 | NPWRON3 | NPWRON2 | NPWRON1 |
| config | PathB | PathA | ch[1:0] | – | ser[2:0] |
Read RSSI FIFO
Host uC
ATA8510
| CMD [0x05] | length | 0x00 | 0x00 | … | 0x00 | This co (length | |
|---|---|---|---|---|---|---|---|
| events.system | events.events | dummy | data | … | data |
Read RX FIFO
Host uC
ATA8510
| CMD [0x06] | length | 0x00 | 0x00 | … | 0x00 | This co (length | |
|---|---|---|---|---|---|---|---|
| events.system | events.events | dummy | data | … | data |
Read RX FIFO
Host uC
ATA8510
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| serviceChannelConfig | enaPathB | enaPathA | channel[1:0] | – | service[2:0] | |||
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| serviceChannelConfig | – | – | – | – | startPollingIndex | |||
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| tuneCheckConfig | EN_ANT_TUNE | EN_TEMP_MEAS | EN_SRCCAL | EN_FRCCAL | EN_VCOCAL | |||
| – | EN_SELFCHECK | – | ||||||
| CMD [0x12] | 0x00 | 0x00 | ||||||
| --- | --- | --- | ||||||
| events.system | events.events | rom version |
The increment mechanism needs to be performed as followed to ensure that the
right data will be provided:
Parameter at byte n-x [x>=2] = 0x01
Parameter at byte n-y [y<=1] = 0x00
[n = number of bytes transmitted via SPI]
| CMD [0x17] | value |
|---|---|
| events.system | events.events |
| 0x00 | disable |
| --- | --- |
| 0x01 | 2.0V |
| 0x02 | 2.1V |
| 0x03 | 2.2V |
| 0x04 | 2.3V |
| 0x05 | 2.4V |
| 0x06 | 2.5V |
| 0x07 | 2.6V |
| 0x08 | 2.7V |
| --- | --- |
| 0x09 | 2.8V |
| 0x0A | 2.9V |
| 0x0B | 3.0V |
| 0x0C | 3.1V |
| 0x0D | 3.2V |
| 0x0E | 3.3V |
| 0x0F | 3.4V |
SPI Timing Calculation
Figure 3-1. SPI Timing Calculation
Time| Timing at 40% interrrupt usage| Description|
Depend on| Timing
---|---|---|---|---
T0| 0 or 25 µs| Time from NSS LOW to AVRactive sleep mode is enabled| 0 µs if
no sleep mode is used or25 µs for any sleep mode| 25 μs
T1| 17.6 µs| Time from AVR active tobeginning of first telegram byte| INT1 IRQ
(falling edge)| 45 cycles (ISR) + 15 cyclesinterrupt response time
T2| 16 µs| Time to shift in one SPI-bytewith f_SCK| f_SCK at 500 kHz
(maximum)| 8 bit / 500 kbit/s
T3| 35.1 µs| Time to handle last byte| SPI RX/TX buffer IRQ Note:Depends on
SPI command| max. 120 cycles (*2)
T4| 16.1 µs| SPI idle time telegram| INT1 IRQ (rising edge)| 40 cycles (ISR) +
15 cyclesinterrupt response time
Timing calculation done with AVR core clock of 5.7 MHz
*2) needed for SPI command “Read RX Buffer” and “Read RSSI Buffer”
| Read Fill Level RX FIFO | 0 |
|---|---|
| Read Fill Level TX FIFO | 0 |
| Read Fill Level RSSI FIFO | 0 |
| Get Event Bytes | 0 |
| Read RSSI FIFO | 120 |
| Read RX FIFO | 120 |
| Write SRAM Register | 110 |
| Read SRAM Register | 120 |
| Write EEPROM | 55 |
| Read EEPROM | 0 |
| Write TX FIFO | 110 |
| Write TX Preamble FIFO | 110 |
| Set System Mode | 55 |
| Calibrate and Check | 50 |
| Patch SPI | XX |
| Get Version ROM | 0 |
| --- | --- |
| Get Version Flash | 0 |
| Customer Configurable Commmand | XX |
| System Reset | 0 |
| Trigger EEPROM Secure Write | 65 |
| Set Voltage Monitor | 85 |
| OFF Command | 0 |
| Read Temperature Value | 0 |
| Init SRAM Service | 50 |
| Start RSSI Measurement | 55 |
| Get RSSI Value | 0 |
| Read RX FIFO Byte Interrupt | 70 |
| Read RSSI FIFO Byte Interrupt | 70 |
Document Revision HistorY
| Revision | Date | Section | Description |
|---|---|---|---|
| A | 12/2021 | Document | Initial release |
The Microchip Website
Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:
- Product Support – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- General Technical Support – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives
Product Change Notification Service
Microchip’s product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. To register, go to www.microchip.com/pcn and follow the registration instructions.
Customer Support
Users of Microchip products can receive assistance through several channels:
- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support
Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document. Technical support is available through the website at: www.microchip.com/support
Microchip Devices Code Protection Feature
Note the following details of the code protection feature on Microchip products:
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
Legal Notice
This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support- services.
THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE. IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW,MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.
Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAMICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries. GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries. All other trademarks mentioned herein are property of their respective companies. © 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved. ISBN: 978-1-5224-9403-4
Quality Management System
For information regarding Microchip’s Quality Management Systems, please visit www.microchip.com/quality.
Worldwide Sales and Service
AMERICA2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
www.microchip.com/support
Web Address:
www.microchip.com