ON Semiconductor AR0230ATSC00XUEAH3-GEVB Evaluation Board User Manual
- June 1, 2024
- ON Semiconductor
Table of Contents
AR0230ATSC00XUEAH3-GEVB
AR0230AT Evaluation Board User’s Manual
Evaluation Board Overview
The evaluation boards are designed to demonstrate the features of image sensors products from ON Semiconductor. This headboard is intended to plug directly into the Demo 3 system. Test points and jumpers on the board provide access to the clock, I/Os, and other miscellaneous signals.
Features
-
Clock Input
• Default - 27 MHz Crystal Oscillator
• Optional Demo 3 Controlled MClk -
Two-wire Serial Interface
• Selectable Base Address -
Parallel Interface
-
HiSPi (High Speed Serial Pixel) Interface
-
ROHS Compliant
EVAL BOARD USER’S MANUAL
Figure 1. AR0230AT Evaluation Board
Block Diagram
Figure 2. Block Diagram of AR0230ATSC00XUEAH3-GEVB
© Semiconductor Components Industries, LLC, 2016
February, 2016 – Rev. 0
Publication Order Number:
EVBUM2371/D
Top View
Figure 3. Top View of the Board – Default Jumpers
- RESET Switch SW1
- PAR_OE_N P6
- FLASH P7
- TEST P5
- ATEST P14
- SHUTTER P28
- VPP P3
- I²C ADDR Sel P4
- CLK Sel P19
- I²C Bypass P24
- EEPROM ADDR Sel P27
- I/O Voltage Sel P16
- HiSPi Mode Sel P18
Bottom View
Figure 4. Bottom View of the Board – Connector
- Baseboard Connector J1
Jumper Pin Locations
The jumpers on headboards start with Pin 1 on the leftmost side of the pin. Grouped jumpers increase in pin size with each jumper added.
Figure 5. Pin Locations for a Single Jumper. Pin 1 is Located at the Leftmost Side and Increases as it Moves to the Right
- Pin 1
- Pins 1-4
Figure 6. Pin Locations and Assignments of Grouped Jumpers. Pin 1 is Located at the Top-Left Corner and Increases in a Zigzag Fashion Shown in the Picture
- Pin 1
- Pins 1 and 2
- Pins 3 and 4
- Pins 5 and 6
- Pins 7 and 8
- Pins 9 and 10
Jumper/Header Functions & Default Positions
Table 1. JUMPERS AND HEADERS
| Jumper/Header No. | Jumper/Header Name | Pins | Description |
|---|---|---|---|
| P3 | VPP | Open | OTPM Programming Voltage Not Supplied |
| P4 | SADDR | 2−3 (Default) | 2C Address Set to 0x20 |
| 1−2 | I 2C Address Set to 0x30 | ||
| P5 | TEST | 2−3 (Default) | Set to Normal Mode |
| Open | Set to Test Mode | ||
| P6 | PAR_OE_N | 2−3 (Default) | Parallel Output Enabled |
| Open | Parallel Output Disabled; HiSPi Output Enabled | ||
| P7 | FLASH | 1 | +5V0 |
| 2 | GND | ||
| 3 | FLASH | ||
| 4 | +3V3 | ||
| P8 | STANDBY | 2−3 (Default) | Normal Mode |
| 1−2 | Standby Mode | ||
| P14 | Analog Test | 1−2 (Default) | ATEST → GND |
| P16 | VDD_IO | 1−2 (Default) | 1.8 V Operation of Sensor |
| 2−3 | 2.8 V Operation of Sensor | ||
| P18 | HiSPi Mode | 1−2 (Default) | SLVS Mode |
| 2−3 | Hi-VCM Mode | ||
| P19 | Master Clock | 1−2 (Default) | On-Board Oscillator (27 MHz) |
| 2−3 | Demo 3 Evaluation Board MCLK | ||
| P24 | I 2C | 1−2 & 3−4 (Default) | Demo 3 SCL & SDA Connected to Sensor SCL & SDA |
Respectively
P27| EEPROM Addr. Sel| 3−4 Open & 1−2 Closed (Default)| EEPROM Address Set to
0xA8
3−4 Open & 1−2 Closed| EEPROM Address Set to 0xAC
3−4 Open & 1−2 Closed| EEPROM Address Set to 0xA4
3−4 Open & 1−2 Closed| EEPROM Address Set to 0xA0
P28| SHUTTER| 1−2| Shutter Input Enabled
Open (Default)| Connect Generator Between Pin 1 and GND
SW1| RESET| N/A | When Pushed, 240 ms Reset Signal will be Sent to AR0230AT
Interfacing to ON Semiconductor Demo 3 Baseboard
The ON Semiconductor Demo 3 baseboard has a similar 52-pin connector which mates with J1 of the headboard. The four mounting holes secure the baseboard and the headboard with spacers and screws.
Shorted Jumpers for Power Measurement
Different supplies to the evaluation board are provided by trace shorted jumper, for any voltage and power measurements. To conduct current for current measurement on a given power rail, cut the trace between the two pins of their respective JP, and insert an ammeter prior to powering up the system. The figure below shows where the trace to cut is located.
Table 2. SHORTED JUMPERS FOR POWER MEASUREMENT
| Jumper | Voltage (V) |
|---|---|
| JP1 (from Demo 3) | 5.0 |
| JP2 (Peripheral 3.3 V) | 3.3 |
| JP3 (VDDIO_LS) | 1.8 |
| JP4 (VDDIO) | 1.8 |
| JP7 (VDD) | 1.8 |
| JP8 (VDD_SLVS) | 1.8 |
| JP9 (VDD_PLL) | 2.8 |
| JP10 (VAA) | 2.8 |
| JP11 (VAA_PIX) | 2.8 |
| JP18 (VDD_SLVS) | 0.4 |
Figure 7. Top and Bottom View of Shorted Jumper. The Bottom View Shows the Trace Location to Cut for Current Measurement
- Cut Here
onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “ onsemi ” or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi ‘s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
The evaluation board/kit (research and development board/kit) (hereinafter the “board”) is not a finished product and is not available for sale to consumers. The board is only intended for research, development, demonstration and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. This person assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.
THE BOARD IS PROVIDED BY ONSEMI TO YOU “AS IS” AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.
onsemi reserves the right to make changes without further notice to any board.
You are responsible for determining whether the board will be suitable for your intended use or application or will achieve your intended results. Prior to using or distributing any systems that have been evaluated, designed or tested using the board, you agree to test and validate your design to confirm the functionality for your application. Any technical, applications or design information or advice, quality characterization, reliability data or other services provided by onsemi shall not constitute any representation or warranty by onsemi , and no additional obligations or liabilities shall arise from onsemi having provided such information or services.
onsemi products including the boards are not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. You agree to indemnify, defend and hold harmless onsemi , its directors, officers, employees, representatives, agents, subsidiaries, affiliates, distributors, and assigns, against any and all liabilities, losses, costs, damages, judgments, and expenses, arising out of any claim, demand, investigation, lawsuit, regulatory action or cause of action arising out of or associated with any unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of any products and/or the board.
This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.
FCC WARNING - This evaluation board/kit is intended for use for engineering development, demonstration, or evaluation purposes only and is not considered by onsemi to be a finished end product fit for general consumer use. It may generate, use, or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment may cause interference with radio communications, in which case the user shall be responsible, at its expense, to take whatever measures may be required to correct this interference.
onsemi does not convey any license under its patent rights nor the rights of others.
LIMITATIONS OF LIABILITY: onsemi shall not be liable for any special, consequential, incidental, indirect or punitive damages, including, but not limited to the costs of requalification, delay, loss of profits or goodwill, arising out of or in connection with the board, even if onsemi is advised of the possibility of such damages. In no event shall onsemi ‘s aggregate liability from any obligation arising out of or in connection with the board, under any theory of liability, exceed the purchase price paid for the board, if any.
The board is provided to you subject to the license and other terms per onsemi ‘s standard terms and conditions of sale. For more information and documentation, please visit www.onsemi.com.
ADDITIONAL INFORMATION
TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-
documentation
onsemi Website: www.onsemi.com
ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative
at www.onsemi.com/support/sales
Downloaded from Arrow.com.