Actel SmartDesign MSS SPI Configuration User Guide
- June 9, 2024
- Actel
Table of Contents
SmartDesign MSS
SPI Configuration
User Guide
Introduction
The SmartFusion Microcontroller Subsystem (MSS) provides two SPI hard
peripherals (APB_0 and APB_1 sub busses) with optional FPGA fabric slave
select ports extension.
The actual behavior of each SPI instance must be defined at the application
level using the SmartFusion MSS SPI Driver provided by Actel.
In this document, we describe how you can enable the MSS SPI instances and
access the fabric slave select ports. For more details about the MSS SPI hard
peripherals, please refer to the Actel SmartFusion Microcontroller
Subsystem User’s
Guide.
Configuration Options
Enabling/Disabling SPI Instances. On the MSS canvas, you need to enable (default) or disable each SPI instance based on whether it is being used in your current application. Disabled SPI instances are held in reset (lowest power state) after the Actel system boot code is executed. Enabled SPI instances external ports – MSS I/Os – are also automatically configured by the Actel system boot code. Note that MSS I/Os allocated to a SPI instance are available to connect to MSS GPIOs if that SPI instance is disabled. Refer to the MSS GPIO configurator handbook for more details.
Fabric Slave Select Extension. You may drive up to 3 slave select signals for SPI_0 and 7 for SPI_1 into the FPGA fabric; to do this, you need to manually promote to the top level the FAB_SS[] port present on the MSS SPI instance(s) used in your application. You can then use the FAB_SS port in the next level of hierarchy where it can be ‘sliced’ as individual slave select signals.
Port Description
| Port Name | Port Group | Direction | PAD? | Description |
|---|---|---|---|---|
| DI | PADs | In | Yes | Shift data in (master or slave) |
| DO | PADs | Out | Yes | Serial data out (generated by SPI as master) |
| CLK | PADs | Inout | Yes | Shift clock out (generated by SPI as master) |
| SS | PADs | Inout | Yes | External dedicated slave select port (generated by SPI |
as master)
FAB_SS[n:1]| | Out| No| Optional routed slave select ports (generated by SPI
as master)
Notes:
- PAD ports are automatically promoted to top throughout the design hierarchy.
- Non-PAD ports must be promoted manually to the top level from the MSS configurator canvas to be available as the next level of hierarchy.
Actel is the leader in low-power and mixed-signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at 5H http://www.actel.com .
Actel Corporation
2061 Stierlin Court
Mountain View, CA
94043-4655 USA
Phone 650.318.4200
Fax 650.318.4600| Actel Europe Ltd.
River Court, Meadows Business Park
Station Approach, Blackwater
Camberley Surrey GU17 9AB
United Kingdom
Phone +44 (0) 1276 609 300
Fax +44 (0) 1276 607 540
---|---
Actel Japan
EXOS Ebisu Building 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150, Japan
Phone +81.03.3445.7671
Fax +81.03.3445.7668
6H http://jp.actel.com| Actel Hong Kong
Room 2107, China Resources Building
26 Harbour Road
Wanchai, Hong Kong
Phone +852 2185 6460
Fax +852 2185 6488
www.actel.com.cn
© 2009 Actel Corporation. All rights reserved. Actel and the Actel logo are trademarks of Actel Corporation. All other brand or product names are the property of their respective owners.
5-02-00239-0
Doc Version 1.0
Documents / Resources
|
Actel SmartDesign MSS SPI
Configuration
[pdf] User Guide
SmartDesign MSS SPI Configuration, SmartDesign MSS, SPI Configuration,
Configuration
---|---