DA14531 USB Development Kit Hardware

User Manual

DA14531 USB Development Kit Hardware

UM-B-125

Abstract

This document outlines the system design, configuration options, and supported features of DA14531 USB Development Kit rev.C (376-13-C).

1. Terms and Definitions

CIB

|

Communication Interface Board

---|---

DCR

|

Direct Current Resistor

DMIPS

|

Dhrystone Million Instructions per Second

ESR

|

Effective Series Resistance

GPIO

|

General Purpose Input Output

I2C

|

Inter-Integrated Circuit

JTAG

|

Join Test Action Group

LDO

|

Low Dropout

MISO

|

Master In Slave Out

MOSI

|

Master Out Slave In

OTP

|

One Time Programmable

OVP

|

Over Voltage Protection

PC

|

Personal Computer

PCB

|

Printed Circuit Board

PCBA

|

Printed Circuit Board Assembly

PLL

|

Phase-Locked Loop

QSPI

|

Quad Serial Peripheral Interface

RF

|

Radio Frequency

RFIO

|

Radio Frequency Input Output

SDK

|

Software Development Kit

SIMO

|

Single-Inductor Multiple-Output

SMA

|

Sub-Miniature version A

SMD

|

Surface-Mount Device

SoC

|

System on Chip

SOIC

|

Small Outline Integrated Circuit

SPI

|

Serial Peripheral Interface

SW

|

Software

UART

|

Universal Asynchronous Receiver-Transmitter

USB

|

Universal Serial Bus

2. References

3. DA14531, Datasheet, Dialog Semiconductor.

4. AN-B-052, DA1458x/68x Development kit J-Link Interface, Application Note, Dialog Semiconductor.

5. AN-B-072, DA14531 Booting Options, Application Note, Dialog Semiconductor.

6. AN-B-027, Designing Printed Antennas for Bluetooth Smart, Application Note, Dialog Semiconductor.

7. Introduction

This document describes Dialog’s DA14531 USB Kit (board reference number 376-13-C). This kit offers a low-cost development board with basic functionality. The development kit is implemented on a single PCB. The block diagram, the actual board, the various sections and settings as well as the connectivity are presented. The purpose of this cost-effective USB kit is to provide users with the capability for:

• Software development
• Programming DA14531 via JTAG or UART using Dialog’s DA14531 SDK
• Connecting MikroBUS™ modules

Figure 1: DA14531 USB Kit

4. System Overview

5. Features

The features of DA14531 USB kit include:

■

|

Highly integrated DA14531 Bluetooth® Smart SoC from Dialog Semiconductor

---|---

■

|

Access on GPIOs provided from the chip, when no MikroBUS™ is plugged in

■

|

The ability to be connected directly to PC USB without extra cables

■

|

Reset push button

■

|

General purpose LED and button

■

|

Using USB LDO 3V3 as a power source

■

|

Unpopulated coin cell battery holder as a powering option

■

|

JTAG and UART interface over USB (on-board SEGGER J-Link)

■

|

2 Mbit SPI flash on board

■

|

2.4GHz printed antenna and option for SMA connector

■

|

32 MHz main crystal and option for 32.768 kHz low-power crystal

■

|

Low cost

■

|

Compact design

2. System and Components Description (Top View)

Figure 2: USB Kit – Top Side

This USB development kit is based on the DA14531 SoC in an FCGQFN-24 package. The marked and numbered sections of the system are:

1. Type-A USB connector (J1)

2. OVP Circuit

3. LDO 3.3 V (U3)

4. Unpopulated power selection header (J2)

5. J-Link status LED (green)

6. Reset button (SW1)

7. User button (SW2)

8. Debug interface μController (U4)

9. Inverter for J-Link reset (U6)

10. Multiplexer for 1-pin UART (U5)

11. System configuration DIP-switch (S1)

12. Unpopulated MikroBus™ socket (or breakout header in general)

13. 2 Mbit SPI Flash (U2)

14. Unpopulated 32.468 kHz crystal (Y2)

15. DA14531 Bluetooth® Smart SoC

16. 32 MHz crystal

17. Printed Antenna

18. GND test-point

19. Unpopulated SMA connector (J5)

20. User LED (orange)

21. System and Components Description (Bottom View)

Figure 3: USB Kit – Bottom Side

The bottom side of the USB development kit provides information about the MikroBus™ pins assignment, the SEGGER ID, and the date code. Test points have been placed for monitoring various signal behaviors and voltage levels of the components. The marked and numbered sections of the system are:

21. Unpopulated resistor for bypass mode

22. GPIO numbers (add P0_ before the number for the full name)

23. J-Link debugger serial number

24. Pads to solder a coin cell holder

25. USB Kit System

26. Overview

• Board name/number:

1. DA14531 USB development kit/376-13-C ● SoC:

○ DA14531 in FCGQFN-24 package ● Flash memory:

○ MX25R2035F (2 Mbit) QSPI Flash Memory in 8-pin U-SON (2 mm × 3 mm) package. Note that it is accessed in plain SPI mode.

○ 3.3 V power supply (VHIGH) ● Clock inputs:

○ 32 MHz crystal

○ Optional low power 32.768 kHz crystal ● Power

○ 3.3 V LDO powering VHIGH on DA14531 (buck mode configuration) ● Ports:

○ USB port for debugging purposes ● Interfaces:

○ UART-J-Link CDC UART Port (listed under Ports in Device Manager)

○ JTAG-J-Link Driver (listed under Universal Serial Bus Controllers in Device Manager)

○ DIP switch to select between interfaces and isolate the signals for accurate power measurements

• Connectivity expansion connectors:

1. One MikroBUS™ module can be plugged to J3/J4. Note that most GPIOs are already used for booting and debugging, so compatibility with any random Click™ board is not guaranteed

2. DA14531 System

Figure 4: Block diagram of DA14531 USB Development Kit

Dialog’s DA14531 is an ultra-low power SoC integrating a 2.4 GHz Bluetooth Low Energy transceiver and an ARM® CortexM0+™ microcontroller with 48 kB RAM and 32 kB One-Time Programmable (OTP) ROM. It can be used as a standalone application processor or as a data pump in hosted systems.

The DA14531 SoC also includes a cryptography engine, a power management unit, digital and analog peripherals, and a radio transceiver.

The DA14531 has dedicated hardware for the Link Layer implementation of BLE and interface controllers for enhanced connectivity capabilities. The radio transceiver, the baseband processor, and the qualified Bluetooth® low energy stack is fully compliant with the Bluetooth® Low Energy 5.1 standard.

Z3

NP

Figure 5: DA14531 Section Schematic The DA14531 SoC power management subsystem consists of:

• VHIGH: LDO/Battery input (buck configuration, default is 3.3 V from LDO)

1. A 2.2 μF decoupling capacitor (C1) is required close to the pin

• VLOW: 1.1 V typical output (buck configuration)

1. A 10 μF decoupling capacitor (C2) is required close to the pin

• The inductor needed for DC-DC operation is placed externally. A low DCR 2.2 µH inductor (L1) is connected between LX and VLOW pins

1. DA14531 GPIO Assignment

Most of the available signals are utilized or extracted on the breakout connectors.

Table 1 shows the pin assignment on the development kit peripheral function and the related pin name on the FCGQFN24 package of the DA14531.

Table 1: DA14531 USB Development Kit Pin Assignment

|

UART

2-wires

|

JTAG

|

SPI Flash

|

Full

UART

|

XTAL 32KHz

|

Single UART

|

Other

---|---|---|---|---|---|---|---

GPIOs

|

P0_0

|

UTX

(Note 1)

|

SWDIO

(Note 1)

|

MOSI

|

UTX

(Note 1)

|

|

UTX/URX

(Note 1)

|

SW1/ RESET

P0_1

|

URX

(Note 1)

|

|

/CS

|

URX

(Note 1)

|

|

|

P0_2

|

|

SWCLK

|

|

|

|

|

P0_3

|

|

|

MISO

|

UCTS

(Note 1)

|

XTAL

(Note 1)

|

UTX/URX

(Note 1)

|

P0_4

|

|

|

SCK

|

URTS

(Note 1)

|

XTAL

(Note 1)

|

|

P0_5

|

|

SWDIO

(Note 1)

|

|

|

|

UTX/URX

|

P0_6

|

|

|

|

|

|

|

P0_7

|

|

|

|

|

|

|

P0_8

|

|

|

|

|

|

|

P0_9

|

|

|

|

|

|

|

LED

P0_10

|

|

SWDIO

|

|

|

|

|

P0_11

|

|

|

|

|

|

|

BUTTON

Note 1         This option is available for the pin and can be implemented on the board but requires software, hardware, and/or OTP modifications.

2. Default Configuration

Since GPIOs P0_0 to P0_6 support multiple functions, the default system is limited to a subset of the possible options. Figure 6 shows the default DIP switch configuration.

Figure 6: Default DIP Switch Configuration

This allows the system to boot from external flash or 1-wire UART and communicate through JTAG for debugging.

Table 2: Default Configuration DIP Settings

DIP number

|

DA14531 GPIO

|

Related Function

---|---|---

2

|

P0_0

|

QSPI MOSI

4

|

P0_1

|

QSPI CS

10

|

P0_2

|

SWD CLK

5

|

P0_3

|

QSPI MISO

3

|

P0_4

|

QSPI CLK

12

|

P0_5 (enable)

|

1-wire UART

11

|

P0_10

|

SWD DIO

3. 1-wire Bootable UART

Since most UART communication is typically half-duplex, it is possible to use a single pin for both the Rx and the Tx channel. DA14531 has dedicated hardware that supports this function and two related boot steps predefined. An analog multiplexer shown in Figure 7 (controlled by position #12 on the DIP switch) connects the UART signals to P0_5 (which is the first option on boot sequence for 1-wire UART).

The external Tx is connected to the external Rx through a 1 K series resistor. This means that any data transmitted from the host PC will be repeated (looped-back) to the Rx channel. Dialog’s SmartSnippets Toolbox will automatically filter out the looped data. Non-Dialog tools should take precautions for this.

The host serial port settings required are:

• Baud rate 115.2 kbps
• 8 bits
• No parity
• 1 stop bit

Figure 7: Single Pin UART Multiplexer

4. Optional 2-/4-Wire UART

It is possible to use a 2-wire of 4-wire UART for booting or other activities, but it is not possible to boot from the SPI flash in this configuration. To enable the UART and also disable SPI, it is required to modify the DIP switch as shown in Figure 8.

Figure 8: DIP Switch Configuration for UART The flow control signals (RTS and CTS) are not needed for booting.

Table 3: UART Configuration DIP Settings

DIP number

|

DA14531 GPIO

|

Related Function

---|---|---

9

|

P0_0

|

UART Tx

8

|

P0_1

|

UART Rx

6

|

P0_3

|

UART CTS

7

|

P0_4

|

UART RTS

The host serial port settings required are:

• Baud rate 115.2 kbps
• 8 bits
• No parity
• 1 stop bit

For more details check application note AN-B-052 ([2]) and AN-B-072 ([3]).

5. Crystals

The DA14531 SoC has two Digitally Controlled Crystal Oscillators, one at 32 MHz (XTAL32M) and the other at 32.768 kHz (XTAL32K). XTAL32K has no trimming capabilities and is used as the clock for low power sleep modes, while XTAL32M can be trimmed.

XTAL32K is by default left unpopulated, because it `cannot be used together with an SPI flash connected to the same GPIOs. The internal RCX low power oscillator is capable to operate with reasonable accuracy in most practical cases. XTAL32K may be required for applications that need to have higher accuracy in low power clock timekeeping or as the source for a Real Time Clock. In that case the crystal can be populated but the on-board flash will not be usable as a boot device. The firmware in that case can reside on the OTP memory. Using external flash at different pins as boot device is also possible with the use of a suitable bootloader in OTP memory.

The crystals selected for the basic development kit are specified in Table 4 and Table 5.

Table 4: Y1 (32 MHz Crystal) Characteristics

Reference Designator

|

Value

---|---

Part Number

|

XRCGB32M000F1H00R0

Frequency

|

32 MHz

Accuracy

|

±10 ppm

Load Capacitance (CL)

|

6 pF

Equivalent Series Resistance (ESR)

|

60 Ω

Drive Level (PD)

|

150 μW

Table 5: Y2 (32 kHz Crystal) Characteristics

Reference Designator

|

Value

---|---

Part Number

|

SC20S-7PF20PPM

Frequency

|

32.768 KHz

Accuracy

|

±20 ppm

Load Capacitance (CL)

|

7 pF

Shunt Capacitance (C0)

|

1.3 pF

Motional Resistance (ESR)

|

70 kΩ max

Drive Level (PD)

|

0.1 μW max

6. Antenna and RF Port

A printed ZOR-antenna (ANT1) is used by default as the radiating element for the DA14531 USB development kit. For more details please refer to the application note AN-B-027 ([4]).

To perform conducted RF measurements, please proceed to:

• Remove Z5
• Assemble Z4, 10 pF
• Assemble J5, SMA 50 Ω board edge type SMT female connector (Cinch Connectivity solutions Johnson 142-0761-861)

Figure 9: RF Section

RF measurements were performed to increase the efficiency of the antenna. The values of the RF matching components are shown in Table 6.

Table 6: RF Components Names and Values

Component Name

|

Component Value

|

Manufacturer Part Number

---|---|---

Z1

|

1.6 nH

|

LQP15MN1N5W02D

Z2

|

2.4 pF

|

GJM1555C1H2R4BB01D

Z3

|

–

|

Not populated

7. SPI Data Flash Memory (U2)

The DA14531 USB development kit includes an external SPI Data Flash memory (Figure 10).

The selected flash for the DA14531 USB development kit is Macronix MX25R2035FZUIL0 (2 Mbit).

The DA14531 USB development kit can also support other types of external SPI flash in USON-8 2 mm × 3 mm, SOIC-8 150 mil, and SOIC-8 208 mil packages (Figure 11).

Figure 10: SPI Data Flash

Figure 11: SPI Flash Package Options

8. Reset Circuit

The DA14531 can allocate the power-on-reset input to any GPIO using high or low polarity. This configuration is done by the application software after the boot sequence has finished. However, the only option for a hardware reset before the boot sequence has started is fixed to P0_0 with a high polarity. Since hardware reset is important for development, SW1 is by default connected to P0_0 with high polarity (Figure 12).

There is also an option to connect the button SW1 to GPIO P0_8 through resistor R17.

The JTAG debugger can also drive a hardware reset (T_RST through resistor R48).

Figure 13: RESET Push Button (SW1)

9. General Purpose Push Button

Figure 14: General Purpose Push Button

The general purpose push button SW2 is connected by default to GPIO P0_11 and can be connected to P0_10 by soldering resistor R33 (Figure 14).

Figure 15: General Purpose Push Button SW2

10. Debugging Port DIP Switch

DIP-switch S1 serves a triple purpose (Table 7):

• Allows selection between SPI-Flash and UART as booting options (sharing the same GPIOs)
• Place all switches in the “OFF” position so that the sleep current can be measured accurately
• Place some switches in “OFF” position so that the signals can be used for other purposes. For example, if we need more than two analog inputs, these are restricted to use P0_1 or P0_2, assuming the other two options (P0_3 and P0_4) are already utilized.

Table 7: DIP Switch Configuration

DIP number

|

DA14531

|

Related Function

|

Default State

---|---|---|---

1

|

VBAT_HIGH (VHIGH)

|

Ext. FLASH power

|

ON

2

|

P0_0

|

QSPI MOSI

|

ON

3

|

P0_4

|

QSPI CLK

|

ON

4

|

P0_1

|

QSPI CS

|

ON

5

|

P0_3

|

QSPI MISO

|

ON

6

|

P0_3

|

UART CTS

|

OFF

7

|

P0_4

|

UART RTS

|

OFF

8

|

P0_1

|

UART Rx

|

OFF

9

|

P0_0

|

UART Tx

|

OFF

10

|

P0_2

|

SWD CLK

|

ON

11

|

P0_10

|

SWD DIO

|

ON

12

|

P0_5 (enable)

|

1-wire UART

|

ON

11. MikroBUS™ Module

The DA14531 USB development kit supports MikroBUS™ modules. Two 8-pin 2.54 mm sockets shall be installed on J3 and J4. A possible female socket type is Sullins Connector Solutions

PPTC081LFBN-RC.

Figure 18 shows the notch on the silkscreen which indicates the correct placement for the module. For more information, please check MikroBus™ standard specifications.

The pin assignment is printed at the bottom side of the DA14531 USB kit (Figure 19).

A MikroBUS™ module requires a power supply of 5 V, 3.3 V or both, depending on the module. The voltage for the 5.0 V MikroBUS™ pins is taken from the output of the OVP circuit. The 3.3 V pin is driven from the output of the LDO, which also feeds the debugger section and VHIGH pin on DA14531.

The current measurement point (J2, see section 5.18) allows the total current flowing from the LDO to DA14531 and any MikroBUS™ peripherals to be measured.

Figure 18: Guides for Proper MikroBus™ Click Board Insertion

Figure 19: MikroBus™ Pin Assignment (Bottom View)

12. User Controlled LED

A general-purpose LED (D7, orange) is assigned to GPIO P0_9 (Figure 20). It can be disabled by removing resistor R15.

13. GND Test Point

The ground clip of an oscilloscope can be attached to the test point TP28.

Figure 21: GND Support Point

14. Over Voltage Protection Circuit (OVP)

The DA14531 USB development kit can be used as a portable standalone device. The power supply can be a power bank or a mobile charger. Figure 22 shows the schematic of the OVP circuit. Overvoltage can be caused not only by the connection of an unsuitable charger, but also from transient voltage surge caused by insertion of a long-length cable. For a normal operation of the DA14531 USB development kit, the input voltage should be between 4.75 V and 5.25 V, as defined in the USB standard, electrical specification.

The OVP circuit can protect the device from transient or permanent overvoltage up to 20 V.

When activated, it will disconnect VBUS from VBUS_IN until the condition that caused the activation is corrected. Note that it will not protect the DA14531 USB development kit from an erroneous insertion of power with inverted polarity.

Figure 22: Over Voltage Protection Circuit

15. Debug Interface (U4)

Two debugging options (JTAG/UART) are available on the DA14531 SoC and both are implemented with the SAM3U2CA microprocessor (U4) (Figure 23), running the SEGGER J-Link-OB firmware.

The functions served by U4 are:

• SWD debugger interface (SEGGER J-Link-OB)

○ SWCLK connected to DA14531 P0_2

○ SWDIO connected to DA14531 P0_10

• UART connection (for 1-pin, 2-pin, or 4-pin)
• A hardware reset on DA14531 can be asserted through the T_RESETn signal

The UART port supports hardware flow control (RTS/CTS). It is detected automatically by the J-LinkOB firmware, regardless of the setting on the host machine terminal. The behavior of the UART interface depends on the implementation in the J-Link-OB firmware and is subject to changes by SEGGER Microcontroller © with updates to the firmware. For troubleshooting the possible issues with the JTAG Debugger, see the DA14531 datasheet ([1]). For troubleshooting the possible issues with the serial port, see AN-B-072 ([3]).

The JTAG operating status is indicated via LED D8 (blinking when there is activity).

The SAM3U2CA (U4) chip is supplied with 3.3 V from U3. A 12 MHz crystal (Y3) is required for the chip operation. U6 inverts T_RESETn to generate an active high signal (T_RST).

Figure 23: Debugging Processor – UART and JTAG Interface (U4)

16. Power Measurements

If the power consumption of the DA14531 USB development kit needs to be measured accurately, a 3-pin header (for example, a Molex 0878980306) must be placed on J2 and resistor R50 must be removed.

For accurate sleep current measurements, it may be needed to move all segments of the DIP switch S1 to the “OFF” position in order to eliminate the small leakages through the debug GPIOs.

Figure 25: Current Measurement Header (J2)

An ampere meter can be connected to pin 1 and pin 2 of header J2 for measuring the current supplied by the onboard LDO (U3). Note that the maximum current must not be allowed to raise above ~150 mA which is a total current consumption for DA14531 and all the peripherals connected to VHIGH, because the same LDO also supplies U4 which is rather power-hungry (~115 mA).

Similarly, the ampere meter can be connected to pin 2 and pin 3 of header J2 to measure the current supplied by BT1, if this option is installed.

17. Operation from a Wall Adapter or Power Pack

It is possible to power the DA14531 USB development kit from any source with a type-A female powered connector. It may be necessary to remove resistor R48 (Figure 27) in order to stop any resets issued by the JTAG debugger trying to find a target.

Figure 26: Operation with a Battery Pack

Figure 27: Resistor R48

18. Operation from a Coin Cell Battery

It is possible to power the BLE system and maybe a few low-power peripherals on the DA14531 USB development kit with an external battery. A CR2032 battery holder (type BLP2032SM-GTR from MPD or similar) can be soldered at the bottom of the PCB for this purpose.

Users must also perform the following steps:

• Move segments 6 to 12 of the DIP switch S1 to the “OFF” position
• If the application does need the SPI flash, move also segments 1 to 5 of the DIP switch S1 to the

“OFF” position

• Remove R50 and place R51, or move the jumper from position 1-2 to position 2-3, if pin header J2 is installed (Figure 28)

Figure 28: Resistors R50 and R51

Appendix A Schematics

Figure 29: DA14531 SoC and Peripherals

Figure 30: Debug Interface (UART/JTAG)

Appendix B Components Placement on PCB

Figure 31: Components Placement, Top Side on the Left and Bottom Side on the Right

Appendix C PCB Layer Chart

• Dimensions: 100 mm × 26.5 mm × 11 mm
• Number of layers: 4
• PCB thickness: 1.55 mm
• Material: FR-4
• Solder mask TOP/BOTTOM: Green
• Silkscreen TOP/BOTTOM: White
• Surface finish: Che Ni/Au

Figure 32: PCB Cross Section

Revision History

Revision

|

Date

|

Description

---|---|---

1.1

|

09-Mar-2020

|

Updated Figure 8

1.0

|

22-Nov-2019

|

Initial version.

Status Definitions

Status

|

Definition

---|---

DRAFT

|

The content of this document is under review and subject to formal approval, which may result in modifications or additions.

APPROVED or unmarked

|

The content of this document has been approved for publication.

Disclaimer

Unless otherwise agreed in writing, the Dialog Semiconductor products (and any associated software) referred to in this document are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety- critical systems or equipment, nor in applications where failure or malfunction of a Dialog Semiconductor product (or associated software) can reasonably be expected to result in personal injury, death or severe property or environmental damage. Dialog Semiconductor and its suppliers accept no liability for inclusion and/or use of Dialog Semiconductor products (and any associated software) in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, express or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including, without limitation, the specification and the design of the related semiconductor products, software and applications. Notwithstanding the foregoing, for any automotive grade version of the device, Dialog Semiconductor reserves the right to change the information published in this document, including, without limitation, the specification and the design of the related semiconductor products, software and applications, in accordance with its standard automotive change notification process.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document is subject to Dialog Semiconductor’s Standard Terms and Conditions of Sale, available on the company website (www.dialog- semiconductor.com) unless otherwise stated.

Dialog, Dialog Semiconductor and the Dialog logo are trademarks of Dialog Semiconductor Plc or its subsidiaries. All other product or service names and marks are the property of their respective owners.

© 2020 Dialog Semiconductor. All rights reserved.

RoHS Compliance

Dialog Semiconductor’s suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

Contacting Dialog Semiconductor

United Kingdom (Headquarters)

Dialog Semiconductor (UK) LTD

Phone: +44 1793 757700

Germany

Dialog Semiconductor GmbH

Phone: +49 7021 805-0

The Netherlands

Dialog Semiconductor B.V.

Phone: +31 73 640 8822

|

North America

Dialog Semiconductor Inc.

Phone: +1 408 845 8500

Japan

Dialog Semiconductor K. K.

Phone: +81 3 5769 5100

Taiwan

Dialog Semiconductor Taiwan Phone: +886 281 786 222

|

Hong Kong

Dialog Semiconductor Hong Kong

Phone: +852 2607 4271

Korea

Dialog Semiconductor Korea

Phone: +82 2 3469 8200

|

China (Shenzhen)

Dialog Semiconductor China

Phone: +86 755 2981 3669

China (Shanghai)

Dialog Semiconductor China

Phone: +86 21 5424 9058

---|---|---|---

Email:

enquiry@diasemi.com

|

Web site:

www.dialog-semiconductor.com

|

|

User Manual         Revision 1.1         09-Mar-2020

CFR0012          of          © 2020 Dialog Semiconductor

 dialog DA14531 USB Development Kit Hardware UM-B-125 User Manual – Download [optimized]

dialog DA14531 USB Development Kit Hardware UM-B-125 User Manual – Download

Read User Manual Online (PDF format)

Read User Manual Online (PDF format)  >>

Download This Manual (PDF format)

Download this manual  >>